- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371790 > HD49335HF (Renesas Technology Corp.) CDS/PGA AND 10-bit A/D TG Converter PDF資料下載
參數(shù)資料
| 型號： | HD49335HF |
| 廠商： | Renesas Technology Corp. |
| 英文描述： | CDS/PGA AND 10-bit A/D TG Converter |
| 中文描述： | 的CDS / PGA和10位A / D轉(zhuǎn)換器熱 |
| 文件頁數(shù)： | 21/30頁 |
| 文件大?。?/td> | 323K |
| 代理商： | HD49335HF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
HD49335F/HF
Rev.1.0, Feb.25.2004, page 21 of 29
Ripple (pseudo outline made by quantized error) occurres on the point which swithing the ADC output multiple bit in
parallel. When switching the several of ADC output at the same time, ripple (pseudo outline caused by miss
quantization) occurs to the image.
Differential code and gray code are recommended for this countermeasure.
Figure 10 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital
output bit can be reduced and easily to reduce the ripple using this function.
This function is especially effective for longer the settings of sensor more than clk = 30 kHz, and ADC output.
Figure 11 indicates the timing specifications.
ADC
10
Differential SW(D9)
Carry bit
round
+
Gray SW(D8)
Standard data
control signal
(D12,D11,D10)
Standard
data
selector
10-bit
output
2clk_DL
Gray
→
Binary
conversion
Figure 10 Differential Code, Gray Code Circuit
1
ADCLK
OBP
Digital output
(Beginning edge of OBP and standard edge of ADCLK should be exept ±5 ns)
(In case of select the positive edge of ADCLK with D12)
(In case of select the positive polar)
Differential data
Standard
data
Differential data
2
3
4
5
6
7
8
9
10
11
Figure 11 Differential Code Timing Specifications
To use differential code, complex circuit is necessary at DSP side.
(1) Differential coded
From ADC
Standard data
control signal
Carry bit
round
2clk_DL
Standard
data
selector
D11
D11
D10
D9
D0
D10
D9
D0
Gray
→
Binary
(2) Gray
→
Binary conversion
Figure 12 Complex Circuit Example
Address
STD1[7:0] (L)
STD2[15:8] (H)
1
1
1
1
0
1
0
1
D4
D3
D2
D7
D6
D5
D1
D0
D12 D11 D10 D9
D8
P_SP1
P_SP2
P_ADCLK
P_RG
DLL
steps
DLL
current
2,3 divided
select
Address
STD1[7:0] (L)
STD2[15:8] (H)
1
1
1
1
1
0
0
0
D4
D2
D6
D5
D1
D0
D12
D10
D15 D14 D13
D9
D8
P_SP2
P_SP1
P_ADCLK
P_RG
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD49338F | CDS/PGA & 12-bit A/D Converter |
| HD49338HF | CDS/PGA & 12-bit A/D Converter |
| HD49351BP | CDS/PGA & 10-bit A/D TG Converter |
| HD49351HBP | CDS/PGA & 10-bit A/D TG Converter |
| HD49404 | TV/Video Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD49335HNP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 10-bit A/D TG Converter |
| HD49335NP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 10-bit A/D TG Converter |
| HD49338F | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 12-bit A/D Converter |
| HD49338HF | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 12-bit A/D Converter |
| HD49338HNP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:CDS/PGA & 12-bit A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。