MOS Pull-Ups:
Are available for input pins, including pins used for input of timer or interrupt
signals. Software can turn the MOS pull-up on by writing a “1” in P6DR, and turn it off by writing
a “0.”
Pins P6
0
, P6
2
, P6
3
, P6
4
and P6
5
:
As indicated in Table 5-12, these pins can be used for general-
purpose input or output, or for input of free-running timer clock and input capture signals. When a
pin is used for free-running timer input, its P6DDR bit should be cleared to "0;" otherwise the free-
running timer will receive the value in P6DR. If input pull-up is not desired, the P6DR bit should
also be cleared to "0."
Pin P6
1
:
This pin can be used for general-purpose input or output, or for the output compare A
signal (FTOA) of the free-running timer. When used for FTOA output, this pin is unaffected by the
values in P6DDR and P6DR, and its MOS pull-up is automatically turned off.
Pin P6
6
:
This pin can be used for general-purpose input or output, for the output compare B signal
(FTOB) of the free-running timer, or for IRQ
6
input. When used for FTOB output, this pin is
unaffected by the values in P6DDR and P6DR, and its MOS pull-up is automatically turned off.
When this pin is used for IRQ
6
input, P6
6
DDR should normally be cleared to "0," so that the value
in P6DR will not generate interrupts.
Pin P6
7
:
This pin can be used for general-purpose input or output, or IRQ
7
input. When it is used
for IRQ
7
input, P6
7
DDR should normally be cleared to "0," so that the value in P6DR will not
generate interrupts.
Reset and Hardware Standby Mode:
A reset or entry to the hardware standby mode clears
P6DDR and P6DR to all “0” and makes all pins into input port pins with the MOS pull-ups off.
Software Standby Mode:
In the software standby mode, the free-running timer control registers
are initialized but P6DDR and P6DR remain in their previous states. All pins become input or
output port pins depending on the setting of P6DDR. Output pins output the values in P6DR. The
MOS pull-ups of input pins are on or off depending on the values in P6DR.
Figures 5-9 to 5-11 shows schematic diagrams of port 6.
98