
iii
5.1.2
Block Diagram ...................................................................................................... 86
5.1.3
Pin Configuration .................................................................................................. 87
5.1.4
Register Configuration .......................................................................................... 87
5.2
Register Descriptions.......................................................................................................... 88
5.2.1
System Control Register (SYSCR) ....................................................................... 88
5.2.2
Interrupt Priority Registers A to D, F, G, J, K, M
(IPRA to IPRD, IPRF, IPRG, IPRJ, IPRK, IPRM) .............................................. 89
5.2.3
IRQ Enable Register (IER) ................................................................................... 90
5.2.4
IRQ Sense Control Registers H and L (ISCRH, ISCRL)...................................... 91
5.2.5
IRQ Status Register (ISR) ..................................................................................... 92
5.3
Interrupt Sources ................................................................................................................ 93
5.3.1
External Interrupts................................................................................................. 93
5.3.2
Internal Interrupts.................................................................................................. 94
5.3.3
Interrupt Exception Handling Vector Table.......................................................... 94
5.4
Interrupt Operation ............................................................................................................. 97
5.4.1
Interrupt Control Modes and Interrupt Operation ................................................. 97
5.4.2
Interrupt Control Mode 0 ...................................................................................... 100
5.4.3
Interrupt Control Mode 2 ...................................................................................... 102
5.4.4
Interrupt Exception Handling Sequence ............................................................... 104
5.4.5
Interrupt Response Times...................................................................................... 105
5.5
Usage Notes........................................................................................................................ 106
5.5.1
Contention between Interrupt Generation and Disabling...................................... 106
5.5.2
Instructions that Disable Interrupts ....................................................................... 107
5.5.3
Times when Interrupts are Disabled...................................................................... 107
5.5.4
Interrupts during Execution of EEPMOV Instruction .......................................... 107
5.6
DTC and DMAC Activation by Interrupt .......................................................................... 108
5.6.1
Overview ............................................................................................................... 108
5.6.2
Block Diagram ...................................................................................................... 108
5.6.3
Operation ............................................................................................................... 109
Section 6
Bus Controller .................................................................................................. 111
6.1
Overview ............................................................................................................................ 111
6.1.1
Features ................................................................................................................. 111
6.1.2
Block Diagram ...................................................................................................... 112
6.1.3
Pin Configuration .................................................................................................. 113
6.1.4
Register Configuration .......................................................................................... 114
6.2
Register Descriptions.......................................................................................................... 115
6.2.1
Bus Width Control Register (ABWCR)................................................................ 115
6.2.2
Access State Control Register (ASTCR) .............................................................. 116
6.2.3
Wait Control Registers H and L (WCRH, WCRL) .............................................. 117
6.2.4
Bus Control Register H (BCRH) .......................................................................... 121
6.2.5
Bus Control Register L (BCRL)............................................................................ 123
6.2.6
Pin Function Control Register (PFCR) ................................................................. 124