6
Table 20-1 Power-Down State and Module Standby Function
State
Entering
Conditions
CPU
Registers
Refresh
Controller ITU
Other
Modules RAM
clock
output
I/O
Ports
Exiting
Conditions
Mode
Clock
CPU
DMAC
SCI0
SCI1
A/D
Sleep
mode
SLEEP instruc-
tion executed
while SSBY = 0
in SYSCR
Active
Halted
Held
Active
Active
Active
Active
Active
Active
Active
Held
output
Held
Interrupt
RES
STBY
Software
standby
mode
SLEEP instruc- Halted
tion executed
while SSBY = 1
in SYSCR
Halted
Held
Halted
and
reset
Halted
and
held
*
1
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Held
High
output
Held
NMI
IRQ
0
to IRQ
2
RES
STBY
Hardware Low input at
standby
STBY
pin
mode
Halted
Halted
Undeter-
mined
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Halted
and
reset
Held
*
3
High
impedance
High
impedance
STBY
RES
Module
standby
Corresponding Active
bit set to 1 in
MSTCR
Active
—
Halted
*
2
and
reset
Halted
*
2
and
held
*
1
Halted
*
2
and
reset
Halted
*
2
and
reset
Halted
*
2
and
reset
Halted
*
2
and
reset
Active
—
High
impedance
*
2
STBY
RES
Clear MSTCR
bit to 0
*
4
Notes: 1. RTCNT and bits 7 and 6 of RTMCSR are initialized. Other bits and registers hold their previous states.
2. State in which the corresponding MSTCR bit was set to 1. For details see section 20.2.2, Module Standby Control Register (MSTCR).
3. The RAME bit must be cleared to 0 in SYSCR before the transition from the program execution state to hardware standby mode.
4. When a MSTCR bit is set to 1, the registers of the corresponding on-chip supporting module are initialized. To restart the module, first clear the MSTCR bit to 0,
then set up the module registers again.
Legend
SYSCR: System control register
SSBY:
Software standby bit
MSTCR: Module standby control register