
Rev. 2.0, 09/02, page 67 of 366
(7) Foreground Screen Coordinate System
This coordinate system is for display control and the foreground screen (FG(FB0 and FB1)) is
handled by this coordinate system. The physical address of the origin is specified by the display
start address register (DSAR0 and DSAR1). The display buffer uses the double buffer
configuration by which the origin of this coordinates specified by DSAR0 or by DSAR1 as a
display start address can be switched. Data width of 8 bits or 16 bits for a set of this coordinates
(8 bits/pixel or 16 bits/pixel) can be selected and a maximum value of the X coordinate of 511 or
1023 can also be selected. These settings are specified by the graphic bit mode and memory
width bits in the rendering mode register (bits GBM 2 to GBM 0 and the MWX bit in REMR).
(8) Background Screen Coordinate System
This coordinate system is for display control and the background screen (BG) is handled by this
coordinate system. The physical address of the origin is fixed at H
′
0. Display starts from the
coordinate specified by the background start coordinate registers (BGSR). Data width of 8 bits or
16 bits for a set of this coordinates (8 bits/pixel or 16 bits/pixel) can be selected and a maximum
value of the X coordinate of 511 or 1023 can also be selected. These settings are specified by the
graphic bit mode and memory width bits in the rendering mode register (bits GBM 2 to GBM 0
and the MWX bit in REMR).
(9) Video Screen Coordinate System
This coordinate system is for display control and the video screen is handled by this coordinate
system. The physical address of the origin is specified by the video area start address registers
(VSR0 to VSR2). The buffer for video capture and display uses the triple buffer configuration by
which the origin of this coordinates specified by VSR0, VSR1, or VSR2 as a display (video
capture) start address can be switched. Data width of YCbCr and RGB format are 8 bits or 16
bits for a set of this coordinates (8 bits/pixel or 16 bits/pixel), respectively. This is specified by
the RGB bit in the video incorporation mode register (VIMR). The area of this coordinates is
specified by the video window size registers (VSIZER).
(10) Cursor Coordinate System
This coordinate system is for display control and the cursor is handled by this coordinate system.
The physical address of the origin is specified by the cursor area start address registers (CSAR1
and CSAR2). Display for cursor 1 starts from the origin specified by CSAR1 and display for
cursor 2 starts from the origin specified by CSAR2. Data width for a set of this coordinates is 8
bits (8 bits/pixel). Both the X and Y coordinates range from 0 to 31.