- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66740TB0 (Hitachi,Ltd.) 50/MDR/RECP/VERT PRS FIT/M2.6/SCW/30MIN PDF資料下載
參數(shù)資料
| 型號： | HD66740TB0 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 50/MDR/RECP/VERT PRS FIT/M2.6/SCW/30MIN |
| 中文描述： | 112 × 80點圖形LCD控制器/驅(qū)動器 |
| 文件頁數(shù)： | 30/95頁 |
| 文件大?。?/td> | 856K |
| 代理商： | HD66740TB0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
HD66740
30
RAM Address Set
AD10-0:
Initially set RAM addresses to the address counter (AC). Once the RAM data is written, the
AC is automatically updated according to the I/D bit. This allows consecutive accesses without
resetting addresses. Once the RAM data is read, the AC is automatically updated according to the I/D
bit when RDM = 0, and not updated when RDM = 1. Set RDM to 1 when read, modify, and write are
done in every one-byte data. RAM address setting is not allowed in the sleep mode or standby mode.
R/W RS DB7
DB0
0
0
DB6 DB5 DB4 DB3 DB2 DB1
1
0
AD7 AD6
0
0
1
1
AD2 AD1 AD0
AD8
AD3
AD9
AD4
AD5
AD10
1
Figure 12 RAM Address Set Instruction
Table 13
AD Bits and CGRAM Settings
AD10–AD0
CGRAM Setting
"000"H–"06F"H
Bit map data for COM1 to COM8
"080"H–"0EF"H
Bit map data for COM9 to COM16
"100"H–"16F"H
Bit map data for COM17 to COM24
"180"H–"1EF"H
Bit map data for COM25 to COM32
"200"H–"26F"H
Bit map data for COM33 to COM40
"280"H–"2EF"H
Bit map data for COM41 to COM48
"300"H–"36F"H
Bit map data for COM49 to COM56
"380"H–"3EF"H
Bit map data for COM57 to COM64
"400"H–"46F"H
Bit map data for COM65 to COM72
"480"H–"4EF"H
Bit map data for COM73 to COM80
Write Data to RAM
WD7-0 :
Write 8-bit data to the CGRAM. After a write, the address is automatically incremented or
decremented by 1 according to the I/D bit setting. During the sleep and standby modes, the CGRAM
cannot be accessed.
R/W RS DB7
DB0
0
1
DB6 DB5 DB4 DB3 DB2 DB1
WD7 WD6 WD5 WD4 WD3 WD2 WD1 WD0
Figure 13 Write Data to RAM Instruction
相關PDF資料 |
PDF描述 |
|---|---|
| HD66740WTB0 | 112 x 80-dot Graphics LCD Controller/Driver |
| HD66751 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 122 x 32 pixel format, Compact LCD size |
| HD66750 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751TB0 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD66740WTB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:112 x 80-dot Graphics LCD Controller/Driver |
| HD66741 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
發(fā)布緊急采購，3分鐘左右您將得到回復。