- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370471 > HD66740TB0 (Hitachi,Ltd.) 50/MDR/RECP/VERT PRS FIT/M2.6/SCW/30MIN PDF資料下載
參數(shù)資料
| 型號(hào)： | HD66740TB0 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 50/MDR/RECP/VERT PRS FIT/M2.6/SCW/30MIN |
| 中文描述： | 112 × 80點(diǎn)圖形LCD控制器/驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 37/95頁 |
| 文件大小： | 856K |
| 代理商： | HD66740TB0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
HD66740
37
Serial Data Transfer (Clock synchronized serial interface)
Setting the IM1 and IM2 pins (interface mode pins) to the GND level allows standard clock-synchronized
serial data transfer, using the chip select line (CS*), serial data line (SDA), and serial transfer clock line
(SCL). For a serial interface, the IM0/ID pin function uses an ID pin.
The HD66740 initiates serial data transfer by transferring the start byte at the falling edge of CS* input. It
ends serial data transfer at the rising edge of CS* input.
The HD66740 is selected when the 6-bit chip address in the start byte transferred from the transmitting
device matches the 6-bit device identification code assigned to the HD66740. The HD66740, when
selected, receives the subsequent data string. The least significant bit of the identification code can be
determined by the ID pin. The five upper bits must be 01110. Two different chip addresses must be
assigned to a single HD66740 because the seventh bit of the start byte is used as a register select bit (RS):
that is, when RS = 0, an instruction can be issued, and when RS = 1, data can be written to or read from
RAM. Read or write is selected according to the eighth bit of the start byte (R/W bit) as shown in table
16.
After receiving the start byte, the HD66740 receives or transmits the subsequent data byte-by-byte. The
data is transferred with the MSB first.
Two bytes of RAM read data after the start byte are invalid. The HD66740 starts to read correct RAM
data from the third byte.
Table 15
Start Byte Format
Transfer Bit
S
1
2
3
4
5
6
7
8
Start byte format
Transfer start
Device ID code
RS
R/W
0
1
1
1
0
ID
Note:
ID bit is selected by the IM0/ID pin.
Table 16
RS and R/W Bit Function
RS
R/W
Function
0
0
Writes instruction
0
1
-
1
0
Writes RAM data
1
1
Reads RAM data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD66740WTB0 | 112 x 80-dot Graphics LCD Controller/Driver |
| HD66751 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 122 x 32 pixel format, Compact LCD size |
| HD66750 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751TB0 | 128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD66740WTB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:112 x 80-dot Graphics LCD Controller/Driver |
| HD66741 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66750TB0 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
| HD66751 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。