參數(shù)資料
型號(hào): HFCT-6001D
英文描述: 622 Mb/s Single Mode Fiber Transceiver for ATM, SONET OC-12/SDH STM-4(應(yīng)用于ATM, SONET OC-12/SDH STM-4的622 Mb/s單模式光收發(fā)器)
中文描述: 622 Mb / s的對(duì)ATM,SONET的OC-12/SDH的STM - 4單模光纖收發(fā)器(應(yīng)用于自動(dòng)取款機(jī),SONET的OC-12/SDH的STM - 4的622 Mb / s的單模式光收發(fā)器)
文件頁(yè)數(shù): 9/12頁(yè)
文件大小: 177K
代理商: HFCT-6001D
9
Table 2. Pin Out Table
Pin
Symbol
Mounting Studs
Functional Description
The mounting studs are provided for transceiver mechanical attachment to the circuit
board. They are embedded in the nonconductive plastic housing and are not connected
to the transceiver internal circuit. They should be soldered into plated-through holes on
the printed circuit board.
Reference Clock - Optional Feature
Reference Clock can be used as an optional, internally generated local receiver clock
when the Input Optical Signal is disrupted. See Pin 2 Lck Ref- description. This input is
not required for the normal operation of the Clock recovery circuit. This is a single-
ended PECL input.
1
Ref Clk
If this Reference Clock input is used, provide a 19.44 MHz external reference clock
signal and terminate at this input pin with standard PECL techniques.
If this Reference Clock input is not used, leave the input open-circuited. With the input
open-circuited, an internal pull-down resistor will bias this input to a low-state
condition.
Lck Ref- Lock-to-Reference Clock Bar - Optional Feature
Lock-to-Reference Clock Bar can be used to help manage the performance of the
receiver when the Input Optical Signal is disrupted. When used, it places the received
data outputs in static states and it triggers an internally generated local receiver clock
to be output on Clk/Clk- in substitution of recovered clock. This is a single-ended PECL
input.
2
For normal operation of the transceiver, connect this Lock-to-Reference-bar input to
V
CC
or a PECL high-state (V
IH
) which causes the internal CDR circuit to output
recovered differential clock on Clk/Clk- and re-timed differential data on RD/RD-.
For optional use to make static the received data outputs and to output the internally
generated local receiver clock, connect Lck Ref- input to a PECL low-state (V
IL
), or
leave this input open-circuited. When this is done it will cause: 1) the Received Data
outputs to change to static PECL logic levels (RD = V
OL
and RD- = V
OH
), 2) the internal
CDR circuit to switch over to using the external reference clock, if provided, as the
timing source to generate a 622.08 Mb/s clock output on Clk/Clk-. If the feature is used,
one way to implement it is to connect this pin to Signal Detect directly with a single
pull-down resistor of 10 k
to ground.
If this Lock-to-Reference feature is not used, this pin must be connected directly to V
CC
or a PECL high-state to disable it.
Figure 7. RPM Output Range (Log Plot)
Figure 8. RPM Output Range (Lin Plot)
0HDQ5HFHLYH2SWLFDO,QSXWG%P
5
3
0
2
X
R
P
9
0D[
0LQ
5302XWSXW9ROWDJH5DQJH
+)&7
7
0HDQ5HFHLYH2SWLFDO,QSXWG%P
5
3
0
2
X
R
P
9
0D[
0LQ
5302XWSXW9ROWDJH5DQJH
+)&7
相關(guān)PDF資料
PDF描述
HFDOM-40LX 40Pin Flash Disk Module for 128MB,192M, 256M, True IDE Interface Mode, 5.0V
HFDOM-40LX128 40Pin Flash Disk Module for 128MB,192M, 256M, True IDE Interface Mode, 5.0V
HFDOM-40LX192 40Pin Flash Disk Module for 128MB,192M, 256M, True IDE Interface Mode, 5.0V
HFDOM-40LX256 40Pin Flash Disk Module for 128MB,192M, 256M, True IDE Interface Mode, 5.0V
HFDOM-44LX 44Pin Flash Disk Module for 128MB,192M, 256M, True IDE Interface Mode, 5.0V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HFCT-701XB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:10GbE XENPAK SMF SC Duplex. 0-10km
HFCT-707X2DEM 制造商:Avago Technologies 功能描述:HFCT-707X2DEM - Bulk
HFCT-711XPD 功能描述:光纖發(fā)射器、接收器、收發(fā)器 XFP 2km OC-192 0-70 RoHS:否 制造商:Omron Electronics 產(chǎn)品:Transmitters 數(shù)據(jù)速率:3.5 Gbps 波長(zhǎng):850 nm 最大工作溫度: 最小工作溫度: 封裝 / 箱體: 封裝:
HFCT-721XPD 功能描述:光纖發(fā)射器、接收器、收發(fā)器 XFP 10km 10GFC/10GbE 0-70 RoHS:否 制造商:Omron Electronics 產(chǎn)品:Transmitters 數(shù)據(jù)速率:3.5 Gbps 波長(zhǎng):850 nm 最大工作溫度: 最小工作溫度: 封裝 / 箱體: 封裝:
HFCV-145+ 制造商: 功能描述: 制造商:undefined 功能描述: