FN4367.2 January 6, 2006 The Digital SPI Block diagram in Figure 5 shows the programming flow of the chip. An eight bit word is received at the" />
參數(shù)資料
型號(hào): HIP9011ABT
廠商: Intersil
文件頁數(shù): 2/11頁
文件大?。?/td> 0K
描述: IC SENSOR ENGINE KNOCK 20-SOIC
標(biāo)準(zhǔn)包裝: 1,000
類型: 引擎敲擊信號(hào)處理器
輸入類型: 邏輯
輸出類型: 邏輯
接口: SPI
電流 - 電源: 8mA
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC
包裝: 帶卷 (TR)
10
FN4367.2
January 6, 2006
The Digital SPI Block diagram in Figure 5 shows the
programming flow of the chip. An eight bit word is received at
the SI port. Data is shifted in by the SCK clock when the chip
is enable by the CS pin. The word is decoded by the address
decoding circuit, and the information is directed to one of 5
registers. These registers control the following chip functions:
1. Band Pass Filter frequency.
2. Gain control or attenuation.
3. Integration time constant of the rectified BPF output.
4. Prescaler.
5. Test/Channel Select.
a) Test conditions of the part.
b) Channel select to one of two input amplifiers.
A crystal oscillator circuit is provided. The chip requires at
minimum a 4MHz crystal to be connected across OSCIN and
OSCOUT pins. An external 4MHz signal may also be
provided to the OSCIN Terminal Pin 9.
In the diagnostic mode, we can use the digital multiplexer to
output one of the following results through the SO pin (11):
1. Value of one of the five registers in the chip
2. Buffered value of the SI pin (12).
3. Value of an internal comparator used to rectify the analog
signal
A digital SPI filter is located in the SPI Block which provides
a pseudo noise immunity characteristic.
The digital SPI filter operation requires that the SCK be low
prior to the fall of CS, followed by 8 SCK pulses (low-high-
low transitions). With the SCK ending the pulse sequence in
a logic low condition, the transition of CS from a low to high
transition will cause the data-word in the SPI Buffer to be
loaded into the proper addressed programmable register.
During the Integration mode, INT/HOLD pin is high, any
single SPI byte that is entered will be acted upon if the
conditions of the digital SPI filter are met. The digital SPI
filter allows for only 8 bits per word to be accepted.
SP
IINT
E
RF
A
C
E
SCK
CS
ADDRESS DECODER
PRESCALER/SO TERMINAL STATUS
GAIN CONTROL
INTEGRATOR TIME CONSTANT
TEST/CHANNEL SELECT CONTROL
COMP OUT
SO
SI
D
IG
ITA
L
M
U
LT
IP
L
E
X
E
R
BANDPASS FILTER
FIGURE 5. PROGRAMMABLE REGISTERS AND STATE MACHINE
SI
TEST
HIP9011
相關(guān)PDF資料
PDF描述
HS1-3182-9+ IC LN-DRVR ARINC 429 16-SBDIP
HSP43124SC-45Z IC I/O FILTER SER 24BIT 28-SOIC
HSP43168JC-33Z IC FIR FILTER DUAL 84-PLCC
HSP43216JC-52Z IC HALFBAND FILTER 84-PLCC
HSP43220JC-33Z IC DECIMATING DGTL FILTER 84PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HIP9011ABTS2537 制造商:Rochester Electronics LLC 功能描述:- Bulk
HIP9011ABTS266 制造商:Intersil Corporation 功能描述:
HIP9011ABTS2667 制造商:Intersil Corporation 功能描述:
HIP9011ABTS2668 制造商:Intersil Corporation 功能描述:
HIP9011ABZ 功能描述:接口 - 專用 W/ANNEAL KNOCK SENSOR 20 TUBES RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59