5
FN4367.2
January 6, 2006
Timing Diagrams
FIGURE 1. SPI TIMING
B7
B6
B5
B4
B3
B2
B1
B0
SI
SCK
CS
tCSCH
tCSCF
tPWH
tPWL
tSCCH
tSUH
tHH
INT/HOLD
tCIH
B7
B6
B5
B4
B3
B2
B1
B0
SO
tCSH
TABLE 1. SPI TIMING REQUIREMENTS
SYMBOL
REQUIREMENT
TIME
tCSCH
Minimum time from CS falling edge to SCK rising edge.
10ns
tCSCF
Minimum time from CS falling edge to SCK falling edge.
80ns
tPWL
Minimum time for the SCK low.
60ns
tPWH
Minimum time for the SCK high.
60ns
tSCCH
Minimum time from SCK falling after 8 bits to CS raising edge.
80ns
tSUH
Minimum time from data high to falling edge of spiclk.
20ns
tSUL
Minimum time from data low to falling edge of spiclk.
20ns
tHH
Minimum time for data high after the falling edge of the spiclk.
10ns
tHL
Minimum time for data low after the falling edge of the spiclk.
10ns
tCIH
Minimum time after CS raises until INT/HOLD goes high.
8
s
tCSH
Minimum time between programming 2 internal registers.
200ns
INT/HOLD
INTOUT
t1
t2
t3
t4
FIGURE 2. INTEGRATOR TIMING
TABLE 2. INTEGRATE/HOLD TIMING REQUIREMENTS
SYMBOL
REQUIREMENT
TIME
t1
Maximum rise time of the INT/HOLD signal.
45ns
t2
Maximum time after INT/HOLD rises for INTOUT to begin to integrate.
20
s
t3
Maximum fall time of INT/HOLD signal.
45ns
t4
Typical time after INT/HOLD goes low before chip goes into hold state.
20
s
HIP9011