參數(shù)資料
型號: HM1-65162B-9
廠商: INTERSIL CORP
元件分類: SRAM
英文描述: 2K x 8 Asynchronous CMOS Static RAM
中文描述: 2K X 8 STANDARD SRAM, 70 ns, CDIP24
封裝: CERAMIC, DIP-24
文件頁數(shù): 6/7頁
文件大小: 145K
代理商: HM1-65162B-9
6
Timing Waveforms
(Continued)
In this write cycle G has control of the output after a period,
TGHQZ. G switching the output to a high impedance state
allows data in to be applied without bus contention after
Low Voltage Data Retention
Intersil CMOS RAMs are designed with battery backup in
mind. Data retention voltage and supply current are guaran-
teed over temperature. The following rules ensure data
retention:
1. Chip Enable (E) must be held high during data retention;
within V
CC
-0.3V to V
CC
+0.3V.
2. On RAMs which have selects or output enables (e.g., S,
G), one of the selects or output enables should be held in
the deselected state to keep the RAM outputs high im-
pedance, minimizing power dissipation.
3. Inputs which are to be held high (e.g., E) must be kept be-
tween V
CC
+0.3V and 70% of V
CC
during the power up
and down transitions.
4. The RAM can begin operation > 55ns after V
CC
reaches
the minimum operating voltage (4.5V).
(17) TDVWH
(21) TDVEH
(18) TWHDX
(15)
TGHQZ
ADDRESS
G
E
W
Q
D
(10) TAVAX
(22) TAVWH
(14)
TWHAX
(11) TELWH
(12) TAVWL
FIGURE 3. WRITE CYCLE II
(13) TWLWH
V
CC
-0.3V TO V
CC
+0.3V
V
CC
02.0V
4.5V
V
CC
E
4.5V
>55ns
DATA
RETENTION
TIMING
FIGURE 4. DATA RETENTION TIMING
HM-65162
相關(guān)PDF資料
PDF描述
HM1-65162C-9 2K x 8 Asynchronous CMOS Static RAM
HM-65162 2K x 8 Asynchronous CMOS Static RAM
HM-65162883 2K x 8 Asynchronous CMOS Static RAM
HM4-65162-9 2K x 8 Asynchronous CMOS Static RAM
HM4-65162B-9 2K x 8 Asynchronous CMOS Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM165162B-9 制造商:Harris Corporation 功能描述:
HM1-65162B-9+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
HM1-65162B-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
HM1-65162C/883 制造商:Intersil Corporation 功能描述:SRAM SYNC SGL 5V 16KBIT 2KX8 90NS 24CDIP - Rail/Tube
HM1-65162C-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM