- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370621 > HM5264165FTT-A60 (Hitachi,Ltd.) 64M LVTTL interface SDRAM 133 MHz/100 MHz PDF資料下載
參數(shù)資料
| 型號(hào)： | HM5264165FTT-A60 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| 中文描述： | 6400 LVTTL接口SDRAM的133 MHz/100 MHz的 |
| 文件頁(yè)數(shù)： | 16/67頁(yè) |
| 文件大小： | 870K |
| 代理商： | HM5264165FTT-A60 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
16
Current state
CS
RAS
CAS
WE
Address
Command
Operation
Write
H
×
×
×
×
×
×
DESL
Continue burst to end
L
H
H
H
NOP
Continue burst to end
L
H
H
L
BST
Burst stop on full page
L
H
L
H
BA, CA, A10 READ/READ A
Term burst and New read
L
H
L
L
BA, CA, A10 WRIT/WRIT A
Term burst and New write
L
L
H
H
BA, RA
ACTV
Other bank active
ILLEGAL on same bank*
3
L
L
H
L
BA, A10
PRE, PALL
Term burst write and
Precharge*
2
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Write with auto-
precharge
H
×
×
×
×
DESL
Continue burst to end and
precharge
L
H
H
H
×
NOP
Continue burst to end and
precharge
L
H
H
L
×
BST
ILLEGAL
L
H
L
H
BA, CA, A10 READ/READ A
ILLEGAL*
4
L
H
L
L
BA, CA, A10 WRIT/WRIT A
ILLEGAL*
4
L
L
H
H
BA, RA
ACTV
Other bank active
ILLEGAL on same bank*
3
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
4
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Refresh (auto-
refresh)
H
×
×
×
×
DESL
Enter IDLE after t
RC
L
H
H
H
×
×
NOP
Enter IDLE after t
RC
Enter IDLE after t
RC
ILLEGAL*
5
L
H
H
L
BST
L
H
L
H
BA, CA, A10 READ/READ A
L
H
L
L
BA, CA, A10 WRIT/WRIT A
ILLEGAL*
5
L
L
H
H
BA, RA
ACTV
ILLEGAL*
5
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
5
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Notes: 1. H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
. The other combinations are inhibit.
2. An interval of t
DPL
is required between the final valid data input and the precharge command.
3. If t
RRD
is not satisfied, this operation is illegal.
4. Illegal for same bank, except for another bank.
5. Illegal for all banks.
6. NOP for same bank, except for another bank.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM5264805FTT-A60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264405FTT-A60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264165FTT-B60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264805FTT-B60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264405FTT-B60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM5264165FTT-B60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264165LTT-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HM5264165LTT-80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HM5264165LTT-B60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
| HM5264165TT-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。