參數(shù)資料
型號: HM5264165FTT-A60
廠商: Hitachi,Ltd.
英文描述: 64M LVTTL interface SDRAM 133 MHz/100 MHz
中文描述: 6400 LVTTL接口SDRAM的133 MHz/100 MHz的
文件頁數(shù): 40/67頁
文件大?。?/td> 870K
代理商: HM5264165FTT-A60
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
40
DQM Control
The DQM mask the DQ data.
The DQMU and DQML mask the upper and lower bytes of the DQ data, respectively. The timing of
DQMU/DQML is different during reading and writing.
Reading:
When data is read, the output buffer can be controlled by DQM, DQMU/DQML. By setting
DQM, DQMU/DQML to Low, the output buffer becomes Low-Z, enabling data output. By setting DQM,
DQMU/DQML to High, the output buffer becomes High-Z, and the corresponding data is not output.
However, internal reading operations continue. The latency of DQM, DQMU/DQML during reading is 2
clocks.
Writing:
Input data can be masked by DQM, DQMU/DQML. By setting DQM, DQMU/DQML to Low,
data can be written. In addition, when DQM, DQMU/DQML is set to High, the corresponding data is not
written, and the previous data is held. The latency of DQM, DQMU/DQML during writing is 0 clock.
Reading
CLK
DQ (output)
out 0
out 1
l = 2 Latency
out 3
DQM,
DQMU/DQML
High-Z
Writing
CLK
DQ (input)
in 0
in 1
l = 0 Latency
in 3
DQM,
DQMU/DQML
相關(guān)PDF資料
PDF描述
HM5264805FTT-A60 64M LVTTL interface SDRAM 133 MHz/100 MHz
HM5264405FTT-A60 64M LVTTL interface SDRAM 133 MHz/100 MHz
HM5264165FTT-B60 64M LVTTL interface SDRAM 133 MHz/100 MHz
HM5264805FTT-B60 64M LVTTL interface SDRAM 133 MHz/100 MHz
HM5264405FTT-B60 64M LVTTL interface SDRAM 133 MHz/100 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM5264165FTT-B60 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz
HM5264165LTT-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
HM5264165LTT-80 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
HM5264165LTT-B60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM
HM5264165TT-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM