- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370634 > HM62V8512C (Hitachi,Ltd.) 4 M SRAM (512-kword x 8-bit) PDF資料下載
參數(shù)資料
| 型號(hào)： | HM62V8512C |
| 廠商： | Hitachi,Ltd. |
| 元件分類： | SRAM |
| 英文描述： | 4 M SRAM (512-kword x 8-bit) |
| 中文描述： | 四米的SRAM（512 - KWord的× 8位） |
| 文件頁(yè)數(shù)： | 1/16頁(yè) |
| 文件大?。?/td> | 75K |
| 代理商： | HM62V8512C |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
HM62V8512C Series
4 M SRAM (512-kword
×
8-bit)
ADE-203-1210A (Z)
Rev. 1.0
Jan. 31, 2001
Description
The Hitachi HM62V8512C is a 4-Mbit static RAM organized 512-kword
×
8-bit. It realizes higher density,
higher performance and low power consumption by employing CMOS process technology (6-transistor
memory cell). The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II is
available for high density mounting. The HM62V8512C is suitable for battery backup system.
Features
Single 3.0 V supply: 2.7 V to 3.6 V
Access time: 55/70 ns (max)
Power dissipation
Active: 6.0 mW/MHz (typ)
Standby: 2.4 μW (typ)
Completely static memory. No clock or timing strobe required
Equal access and cycle times
Common data input and output: Three state output
Directly LV-TTL compatible: All inputs
Battery backup operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM62V8512CLRR-5 | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512CLRR-5SL | Wire To Board Header; No. of Contacts:9 RoHS Compliant: Yes |
| HM62V8512CLRR-7 | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512CLRR-7SL | 4 M SRAM (512-kword x 8-bit) |
| HM62V8512CLTT-5SL | 4 M SRAM (512-kword x 8-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM62W16255HCJP12 | 制造商:Renesas Electronics Corporation 功能描述: |
| HM62W4100HJP15 | 制造商:Renesas Electronics Corporation 功能描述: |
| HM62W8512BLFP-5 | 制造商:HITACHI 功能描述: |
| HM62W8512BLTTI7 | 制造商:Hitachi 功能描述: |
| HM-630 | 制造商:Black Box Corporation 功能描述:FACE PLATE:HM-STAINLESS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。