- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370702 > HSP3824 (Harris Corporation) Direct Sequence Spread Spectrum Baseband Processor PDF資料下載
參數(shù)資料
| 型號： | HSP3824 |
| 廠商： | Harris Corporation |
| 元件分類： | 基帶處理器 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor |
| 中文描述： | 直接序列擴頻基帶處理器 |
| 文件頁數(shù)： | 31/41頁 |
| 文件大?。?/td> | 276K |
| 代理商： | HSP3824 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
31
HSP3824
Bit 5
This control bit selects the active level of the Clear Channel Assessment (CCA) output pin 32.
Logic 1 = CCA active 1.
Logic 0 = CCA active 0.
Bit 4
This control bit selects the active level of the Energy Detect (ED) output which is an output pin at the test port, pin 45.
Logic 1 = ED active 0.
Logic 0 = ED active 1.
Bit 3
This control bit selects the active level of the Carrier Sense (CRS) output pin which is an output pin at the test port, pin
46.
Logic 1 = CRS active 0.
Logic 0 = CRS active 1.
Bit 2
This control bit selects the active level of the transmit ready (TX_RDY) output pin 5.
Logic 1 = TX_RDY active 0.
Logic 0 = TX_RDY active 1.
Bit 1
This control bit selects the active level of the transmit enable (TX_PE) input pin 2.
Logic 1 = TX_PE active 0.
Logic 0 = TX_PE active 1.
Bit 0
This control bit selects the phase of the transmit output clock (TXCLK) pin 4.
Logic 1 = Inverted TXCLK.
Logic 0 = NON-Inverted TXCLK
CONFIGURATION REGISTER 10 ADDRESS (28h) RSSI VALUE REGISTER
Bits 0 - 7
This is a read only register reporting the value of the RSSI analog input signal from the on chip 6-bit ADC. This register
is updated at (chip rate/11). Bits 7 and 6 are not used and set to Logic 0.
Example:
CONFIGURATION REGISTER 11 ADDRESS (2ch) A/D CAL POS REGISTER
Bits 0 - 7
This 8-bit control register contains a binary value used for positive increment for the level adjusting circuit of the A/D
reference. The larger the step the faster the level reaches saturation.
CONFIGURATION REGISTER 12 ADDRESS (30h) A/D CAL NEG REGISTER
Bits 0 - 7
This 8-bit control register contains a binary value used for the negative increment for the level adjusting reference of
the A/D. The number is programmed as 256 - the value wanted since it is a negative number.
CONFIGURATION REGISTER 13 ADDRESS (34h) TX SPREAD SEQUENCE (HIGH)
Bits 0 - 7
This 8-bit register is programmed with the upper byte of the transmit spreading code. This code is used for both the I
and Q signalling paths of the transmitter. This register combined with the lower byte TX_SPREAD(LOW) generates a
transmit spreading code programmable up to 16 bits. Code lengths permitted are 11, 13, 15, and 16. Right justified
MSB first.
CONFIGURATION REGISTER 9 ADDRESS (24h) I/O DEFINITION REGISTER
BITS (0:7)
RANGE
RSSI_STAT
7 6 5 4 3 2 1 0
0 0 0 0 0 0 0 0
00h (Min)
0 0 1 1 1 1 1 1
3Fh (Max)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP3824VI | Direct Sequence Spread Spectrum Baseband Processor |
| HSR101 | Silicon Schottky Barrier Diode for Various detector, High speed switching(用于多種檢波和高速開關(guān)的肖特基勢壘二極管) |
| HSRD1056RH165S | Converter IC |
| HSRD1056RH169H | Converter IC |
| HSRD1056RH169S | Converter IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP3824EVAL | 制造商:Harris Corporation 功能描述: |
| HSP3824VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP3824VI96S5001 | 制造商:Harris Corporation 功能描述: |
| HSP40223221 | 制造商:PARMAR 功能描述:BALLAST HPS/MH 400W 制造商:PARMAR 功能描述:BALLAST, HPS/MH, 400W |
| HSP4070C | 制造商:JLWORLD 制造商全稱:JLWORLD 功能描述:SPEAKER SOUND GENERATORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。