- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1923 > HSP43124SC-45Z (Intersil)IC I/O FILTER SER 24BIT 28-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP43124SC-45Z |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 12/18頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O FILTER SER 24BIT 28-SOIC |
| 標(biāo)準(zhǔn)包裝： | 26 |
| 濾波器類型： | 串行輸入/輸出 |
| 濾波器數(shù)： | 6 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
3
Pin Description
NAME
TYPE
DESCRIPTION
VCC
-
+5V Power Supply
GND
-
Ground
DIN
I
Serial Data Input. The bit value present on this input is sampled on the rising edge of SCLK. A “HIGH” on this input
represents a “1”, and a low on this input represents “0”. The word format and operation of serial interface are con-
tained in the Data Input Section.
SYNCIN
I
Data Sync. The HSP43124 is synchronized to the beginning of a new data word on DIN when SCLK samples SYN-
CIN “HIGH” one SCLK before the first bit of the new word. NOTE: SYNCIN should not maintain a “HIGH” state
for longer than one SCLK cycle.
SCLK
I
Serial Input CLK. The rising edge of SCLK clocks data on DIN and MXIN into the part. The following signals are
synchronous to this clock: DIN, SYNCIN, MXIN, SYNCMX.
MXIN
I
Mix Factor Input. MXIN is the serial input for the mix factor. It is sampled on the rising edge of SCLK. A “HIGH” on
this input represents a “1”, and a low on this input represents “0”. Also used to specify the Weaver Modulator ROM
output as a part of the two pin FS/4 down conversion interface. Details on word format and operation are contained
in the Mix Factor Section.
SYNCMX
I
Mix Factor Sync. The HSP43124 is synchronized to the beginning of a serially input mix factor when SCLK samples
SYNCMX “HIGH” one SCLK before the first bit of the new mix factor. NOTE: SYNCMX should only pulse “HIGH”
for one SCLK cycle. Also used to specify Weaver Modulator ROM output as a part of the two pin FS/4 down
conversion interface.
FCLK
I
Filter Clock. The filter clock determines the processing speed of the Filter Compute Engine. Clock rate require-
ments on FCLK for particular filter configurations is discussed in the Filter Compute Engine Section. This clock
may be asynchronous to the serial input clock (SCLK). FSYNC is synchronous to this clock.
FSYNC
I
Filter Sync. This input, when sampled low by the rising edge of FCLK, resets the filter compute engine so that the
data sample following the next SYNCIN cycle is the first data sample into the filter structure. If a data stream is
currently being input, the current sum of products and the input data are “canceled” and the DIN pin is ignored until
the next SYNCIN cycle occurs.
WR
I
Write. The falling edge of WR loads data present on C0-7 into the configuration or coefficient register specified by
the address on A0-2. The WR signal is asynchronous to all other clocks. NOTE: WR should not be low when
RD is low.
RD
I
Read. The falling edge of RD accesses the control registers or coefficient RAM addressed by A0-2 and places
the contents of that memory location on C0-7. When RD returns “HIGH” the C0-7 bus functions as an input bus.
The RD pin is asynchronous to all other clocks. NOTE: RD should not be low when WR is low.
A0-2
I
Address Bus. The A0-2 inputs are decoded on the falling edge of both RD and WR. Table 1 shows the address
map for the control registers.
C0-7
I/O
Control and Coefficient bus. This bidirectional bus is used to access the control registers and coefficient RAM.
CLKOUT
O
Output Clock. Programmable bit clock for serial output. NOTE: Assertion of FSYNC initializes CLKOUT to a
high state.
SYNCOUT
O
Output Data Sync. SYNYOUT is asserted HIGH for one CLKOUT cycle before the first bit of a new output sample
is available on DOUT.
DOUT
O
Serial Data Output. The bit stream is synchronous to the rising edge of CLKOUT. (See the Serial Output Formatter
section for additional details.)
HSP43124
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP43168JC-33Z | IC FIR FILTER DUAL 84-PLCC |
| HSP43216JC-52Z | IC HALFBAND FILTER 84-PLCC |
| HSP43220JC-33Z | IC DECIMATING DGTL FILTER 84PLCC |
| IA188EM-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA188ES-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43124SI40 | 制造商:Harris Corporation 功能描述: |
| HSP43124SI-40 | 制造商:Rochester Electronics LLC 功能描述:SERIAL FILTER,28 SOIC,40MHHZ,IND - Bulk |
| HSP43168 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual FIR Filter |
| HSP43168/883 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual FIR Filter |
| HSP43168_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual FIR Filter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。