參數(shù)資料
型號(hào)： HYB3166165ATL-60
廠商： SIEMENS A G
元件分類： DRAM
英文描述： 4M x 16-Bit Dynamic RAM
中文描述： 4M X 16 EDO DRAM, 60 ns, PDSO50
文件頁(yè)數(shù)： 13/29頁(yè)
文件大小： 284K
代理商： HYB3166165ATL-60
Semiconductor Group
13
HYB3164(5/6)165AT(L)-40/-50/-60
4M x 16 EDO-DRAM
Notes:
1) All voltages are referenced to VSS.
Vih may overshoot to Vcc + 2.0 V for pulse widths of < 4ns with 3.3V. Vil may undershoot to -2.0V for pulse
width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
2) ICC1, ICC3, ICC4 and ICC6 and ICC7 depend on cycle rate.
3) ICC1 and ICC4 depend on output loading. Specified values are measured with the output open.
4) Address can be changed once or less while RAS = Vil.In the case of ICC4 it can be changed once or less
during a Hyper page mode cycle ( thpc).
5) An initial pause of 100
μ
s is required after power-up followed by 8 RAS-only-refresh cycles, before proper
device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS
initialization cycles instead of 8 RAS cycles are required.
6) AC measurements assume tT = 2 ns.
7) VIH (min.) and VIL (max.) are reference levels for measuring timing of input signals. Also, transition times are
measured between VIH and VIL.
8) Measured with the specified current load and 100 pF at Voh = 2.0 V and Vol = 0.8 V.
9) Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a
reference point only: If tRCD is greater than the specified tRCD (max.) limit, then access time is controlled by
tCAC.
10) Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a
reference point only: If tRAD is greater than the specified tRAD (max.) limit, then access time is controlled by
tAA.
11) Either tRCH or tRRH must be satisfied for a read cycle.
12) tOFF (max.) and tOEZ (max.) define the time at which the outputs achieve the open-circuit condition and are
not referenced to output voltage levels.
13) Either tDZC or tDZO must be satisfied.
14) Either tCDD or tODD must be satisfied.
15) tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data
sheet as electrical characteristics only. If tWCS > tWCS (min.), the cycle is an early write cycle and the I/O pin
will remain open-circuit (high impedance) through the entire cycle; if tRWD > tRWD (min.), tCWD > tCWD
(min.), tAWD > tAWD (min.) and tCPWD > tCPWD (min.) , the cycle is a read-write cycle and I/O pins will
contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition
of the I/O pins (at access time) is indeterminate.
16) These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in
Read-Modify-Write cycles.
17) When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM
operation:
If row addresses are being refresh in an evenly distributed manner over the refresh interval using CBR refresh
cycles, then only one CBR cycle must be performed immediatly after exit from Self Refresh.
If row addresses are being refresh in any other manner (ROR - Distributed/Burst or CBR-Burst) over the
refresh interval, then a full set of row refreshed must be performed immediately before entry to and immediatey
after exit from Self Refresh
相關(guān)PDF資料
PDF描述
HYB3164165BT-40 4M x 16-Bit Dynamic RAM
HYB3165165BT-40 4M x 16-Bit Dynamic RAM
HYB3166165BT-40 4M x 16-Bit Dynamic RAM
HYB3165165T-50 4M x 16-Bit Dynamic RAM
HYB3164165BTL-60 INDUCTOR CHIP .10UH 5% 0805 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB3166165BT-40 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 16-Bit Dynamic RAM
HYB3166165BT-50 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 16-Bit Dynamic RAM
HYB3166165BT-60 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 16-Bit Dynamic RAM
HYB3166165BTL-50 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 16-Bit Dynamic RAM
HYB3166165BTL-60 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 16-Bit Dynamic RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*