- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370794 > HYE18P32160ACL15 (INFINEON TECHNOLOGIES AG) JT 23C 21#20 2#16 SKT PLUG PDF資料下載
參數(shù)資料
| 型號： | HYE18P32160ACL15 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | JT 23C 21#20 2#16 SKT PLUG |
| 中文描述： | 32M的同步突發(fā)的CellularRAM |
| 文件頁數(shù)： | 29/53頁 |
| 文件大?。?/td> | 1426K |
| 代理商： | HYE18P32160ACL15 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
Data Sheet
29
V2.0, 2003-12-16
HYE18P32160AC(-/L)9.6/12.5/15
32M Synchronous Burst CellularRAM
Functional Description
2.4.3
The WAIT signal is used in synchronous burst read mode to indicate to the host system when the output data is
invalid. Periods of invalid output data within a burst access might be caused either by first access delays, by delays
induced by row boundary crossings or by self-refresh cycles.
To match with the Flash interfaces of different microprocessor types the polarity and the timing of the WAIT signal
can be configured. The polarity can be programmed to either active low or active high logic. The timing of the WAIT
signal can be adjusted as well. Depending on the BCR setting the WAIT signal will be either asserted at the same
time the data becomes invalid or it will be set active already one clock period in advance.
In asynchronous read mode including page mode, the WAIT signal is not used but always stays asserted as BCR
bit 10 is specified. In this case, system should ignore WAIT state, since it does not reflect any valid information of
data output status.
WAIT Signal in Synchronous Burst Mode
2.4.4
The configuration of Hold Data Out mode is not supported.
Please note that valid data is held always for one clock cycle.
Hold Data Out Mode
Figure 12
Data Out Configuration
2.5
Self-Refresh
The CellularRAM relieves the host system from triggering and commanding refresh-operations like it is the case
with conventional DRAMs by performing automatic self-refresh. Self-refresh operations are autonomously
scheduled and performed by the CellularRAM device.
DQ15-DQ0
CLK
WAIT
Q0
Q1
Q2
Q3
Q4
Q5
BCR.WC=1:
BCR.WC=0:
WAIT
BCR.WP= 0
BCR.HDO= 1
BCR.WP= 0
BCR.HDO= 0
Not supported
Don't care
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYE18P32160ACL96 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:11; Connector Shell Size:18; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No |
| HYE18P32160AC-125 | M39012 MIL RF CONNECTOR |
| HYE18P32160AC-15 | M39012 MIL RF CONNECTOR |
| HYE18P32161AC-85 | 32M Asynchronous/Page CellularRAM |
| HYE18P32161AC | 32M Asynchronous/Page CellularRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYE18P32160ACL96 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Synchronous Burst CellularRAM |
| HYE18P32161AC | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM |
| HYE18P32161AC-70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM |
| HYE18P32161AC-85 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM |
| HYE18P32161ACL70 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。