- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370801 > HYS 72V128320GR-7.5 (SIEMENS AG) 3.3V 1GB SDRAM Module(3.3V 1G位 SDRAM 模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | HYS 72V128320GR-7.5 |
| 廠商： | SIEMENS AG |
| 英文描述： | 3.3V 1GB SDRAM Module(3.3V 1G位 SDRAM 模塊) |
| 中文描述： | 3.3 1GB的內(nèi)存模塊（3.3 1克位內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 18/19頁(yè) |
| 文件大?。?/td> | 228K |
| 代理商： | HYS 72V128320GR-7.5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)
HYS 72Vxx3xxGR-7.5
PC133 Registered SDRAM-Modules
Data Book
18
1.00
Functional Description
All these PC133 168-pin Registered DIMMs conform to a compatible set of timing and operation
characteristics intended to comply with the 133 MHz standards. The Registered DIMMs achieve
high speed data transfer rate up to 133 MHz.
All control and address signals are synchronized with the positive edge of externally supplied clocks
and are registered on-DIMM and hence delayed by one clock cycle in arriving at the SDRAM
devices. The use of the on-board register reduces the capacitive loading of the DIMM on input
control and address signals. The SDRAM device data lines (DQ) are connected directly to the DIMM
tabs through 10 Ohm series resistors. All the following timing diagrams and explanations show
DIMM operation at the tabs, not SDRAM operation.
The picture below depicts an overview of the effect of the Registered Mode on the data outputs
(DQs) for a Read operation. Without the registers, the data is delayed according to the device CAS
latency, in the case two clocks. With the register, the data is delayed according to the device CAS
latency plus an additional clock cycle. This is know as the DIMM CAS latency, and in this example
is four three. The data path can be thought of as a pipeline in which the register effectively lengthens
the pipe by one clock cycle.
In case of a Burst Write Command the data-in is delayed one clock due the op-DIMM pipeline
register also. Therefore, data for the first Burst Write cycle must be applied on the DQ pins on the
next clock cycle after the Write command is issued. the remaining data inputs must be supplied on
each subsequent rising clock edge until the burst length is completed. When the burst has finished,
any additional data supplied to the DQ pins will be ignored.
SPT03968
CLK
Read A
T0
T1
T2
T3
T4
T5
T6
Command
DOUT A0
DOUT A1 DOUT A2 DOUT A3
NOP
NOP
NOP
NOP
NOP
CAS latency = 2
, DQ’s
CK2
t
Registered DIMM Burst Read Operation (BL = 4)
Device
NOP
DOUT A1
DOUT A0
DOUT A2 DOUT A3
CAS latency = 3
, DQ’s
CK3
DIMM
t
One Clock
Added for on-DIMM pipeline register
Reg-DIMM Latency = 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS 72V8200GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V16201GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V32201GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V128220GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
| HYS 72V16200GR | PC100 Registered SDRAM-Module(PC100 用于寄存的 SDRAM 模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72V128320GR-7-D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SDRAM|128MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V128320GR-8 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SDRAM|128MX72|CMOS|DIMM|168PIN|PLASTIC |
| HYS72V128320GR-8-C2 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?1GB PC100 (2-2-2) 2-bank End-of-Life? |
| HYS72V128321GR-7.5-D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?1GB PC133 (3-3-3) 2-bank? |
| HYS72V128321GR-7-D | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?1GB PC133 (2-2-2) 2-bank available 2Q02? |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。