HYS72T[256/128/64][0/2][0/2]0[G/H]R-[5/3.7]-A
Registered DDR2 SDRAM Modules
Data Sheet
Preliminary
12
Rev. 0.85, 2004-04
3.0 Absolute Maximum Ratings
3.1 Operating Temperature Range
3.2 Supply Voltage Levels and DC Operating Conditions
Parameter
Symbol
Limit Values
Unit
min.
max.
Voltage on any pins relative to V
SS
Voltage on V
DD
relative to V
SS
Voltage on V
DD Q
relative to V
SS
Storage temperature range
V
IN,
V
OUT
– 0.5
2.3
V
V
DD
– 1.0
2.3
V
V
DDQ
– 0.5
2.3
T
STG
-55
+100
o
C
Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reli-
ability.
Parameter
Symbol
Limit Values
Unit
Notes
min.
max.
DIMM Module Operating Temperature Range (ambient)
TOPR
0
+55
o
C
DRAM Component Case Temperature Range
TCASE
0
+95
o
C
1 - 4
1. DRAM Component Case Temperature is the surface temperature in the center on the top side of any of the DRAMs. For
measurement conditions, please refer to the JEDEC document JESD51-2.
2. Within the DRAM Component Case Temperature range all DRAM specification will be supported.
3. Above 85
o
C DRAM case temperature the Auto-Refresh command interval has to be reduced to tREFI = 3.9 μs.
4. Self-Refresh period is hard-coded in the DRAMs and therefore it is imperative that the system ensures the DRAM is below
85
o
C case temperature before initiating self-refresh operation.
Parameter
Symbol
Limit Values
Unit
Notes
min.
nom.
max.
Device Supply Voltage
V
DD
1.7
1.8
1.9
V
-
Output Supply Voltage
V
DDQ
1.7
1.8
1.9
V
1)
Input Reference Voltage
V
REF
0.49 x
V
DDQ
1.7
0.5 x
V
DDQ
–
0.51 x
V
DDQ
3.6
V
2)
EEPROM Supply Voltage
V
DDSPD
V
DC Input Logic High
V
IH (DC)
V
REF
+ 0.125
– 0.30
–
V
DDQ
+ 0.3
V
REF
– 0.125
5
V
DC Input Logic Low
V
IL (DC)
–
V
In / Output Leakage Current
I
L
– 5
–
μ
A
3)
1
2
3
Under all conditions,
V
must be less than or equal to
V
DD
Peak to peak AC noise on
V
may not exceed ± 2%
V
REF (DC)
.
V
REF
is also expected to track noise variations in
V
DDQ
.
For any pin on the DIMM connector under test input of 0 V
V
IN
≤
V
DDQ
+ 0.3 V.