- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370809 > HYS72T256020GR-37-A (INFINEON TECHNOLOGIES AG) DDR2 Registered Memory Modules PDF資料下載
參數資料
| 型號： | HYS72T256020GR-37-A |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | DDR2 Registered Memory Modules |
| 中文描述： | 注冊的DDR2內存模塊 |
| 文件頁數： | 16/33頁 |
| 文件大小： | 936K |
| 代理商： | HYS72T256020GR-37-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
HYS72T[256/128/64][0/2][0/2]0[G/H]R-[5/3.7]-A
Registered DDR2 SDRAM Modules
Data Sheet
Preliminary
16
Rev. 0.85, 2004-04
4.5 I
DD
Measurement Conditions (cont’d)
For testing the IDD parameters, the following timing parameters are used:
4.6 ODT (On Die Termination) Current
The ODT function adds additional current consumption to the DDR2 SDRAM when enabled by the EMRS(1).
Depending on address bits A6 & A2 in the EMRS(1) a “week” or “strong” termination can be selected. The cur-
rent consumption for any terminated input pin, depends on the input pin is in tri-state or driving “0” or “1”, as long
a ODT is enabled during a given period of time.
ODT current per terminated pin:
Parameter
Symbol
PC2-3200R “-5“
PC2-4300R “-3.7”
Unit
3-3-3
4-4-4
CAS Latency
CLmin
3
4
tCK
Clock Cycle Time
tCKmin
5
3.75
ns
Active to Read or Write delay
tRCDmin
15
15
ns
Active to Active / Auto-Refresh command period
tRCmin
60
60
ns
Active bank A to Active bank B command delay
x4 & x8
tRRDmin
7.5
7.5
ns
Active to Precharge Command
tRASmin
45
45
ns
Precharge Command Period
tRPmin
15
15
ns
Auto-Refresh to Active / Auto-Refresh command period
tRFCmin
105
105
ns
Average periodic Refresh interval
tREFI
7.8
7.8
μs
EMRS(1) State min. typ. max.
Unit
Enabled ODT current per DQ
added IDDQ current for ODT enabled;
ODT is HIGH; Data Bus inputs are FLOATING
IODTO
A6 = 0, A2 = 1
5
6
7.5
mA/DQ
A6 = 1, A2 = 0
2.5
3
3.75
mA/DQ
Active ODT current per DQ
added IDDQ current for ODT enabled;
ODT is HIGH; worst case of Data Bus inputs are STABLE or SWITCHING.
IODTT
A6 = 0, A2 = 1
10
12
15
mA/DQ
A6 = 1, A2 = 0
5
6
7.5
mA/DQ
note: For power consumption calculations the ODT duty cycle has to be taken into account
相關PDF資料 |
PDF描述 |
|---|---|
| HYS72T128000GR-37-A | DDR2 Registered Memory Modules |
| HYS72T256020GR-5-A | DDR2 Registered Memory Modules |
| HYS72T256220GR-5-A | DDR2 Registered Memory Modules |
| HYS72T128000GR-5-A | DDR2 Registered Memory Modules |
| HYB18T512400AC | CAP .0022UF 16V PPS FILM 0603 2% |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYS72T256020GR-5-A | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:DDR2 Registered Memory Modules |
| HYS72T256020HF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T256020HFA | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T256020HFA-2.5-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T256020HFA-3.7-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復。