- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2070 > ICS1574BMT (IDT, Integrated Device Technology Inc)IC CLOCK GEN PROGR LASER 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | ICS1574BMT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 6/12頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN PROGR LASER 16-SOIC |
| 產(chǎn)品變化通告： | Product Discontinuation 13/May/2009 |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/頻率合成器，時(shí)鐘發(fā)生器 |
| PLL： | 是 |
| 輸入： | 時(shí)鐘，晶體 |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 400MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 1574BMT |
3
ICS1574B
PCLK Programmable Divider
The ICS1574B has a programmable divider (referred to in Fig-
ure 1 as the PCLK divider) that is used to generate the PCLK
clock frequency for the pixel clock output. The modulus of
this divider may be set to 3, 4, 5, 6, 8, 10, 12, 16 or 20 under
register control. The design of this divider permits the output
duty factor to be 50/50, even when an odd modulus is se-
lected. The input frequency to this divider is the output of the
PLL post-scaler described below:
The phase of the PCLK output is aligned with the internal
high frequency PLL clock (FVCO) immediately after the asser-
tion of the PCLKEN input pulse (active low if PCLKEN_POL
bit is 0 or active high if PCLKEN_POL bit is 1).
When PCLKEN is deasserted, the PCLK output will complete
its current cycle and remain at VDD until the next PCLKEN
pulse. The minimum time PCLKEN must be disabled
(TPULSE) is 1/FPCLK.
See Figure 2a for an example of PCLKEN enable (negative
polarity) vs. PCLK timing sequences.
Figure 2a
Figure 2b
s
e
u
l
a
V
K
r
e
d
i
v
i
D
K
L
C
PK
32
a
45
.
3
b
43
55
.
4
65
.
3
a
85
.
5
b
85
0
17
2
15
.
6
a
6
15
.
9
b
6
19
0
22
1
TK = K TVCO
Td = LOGIC PROP.DELAY TIME
(typically 9ns with a 10pF load on PCLK)
TVCO = 1/FVCO
The resolution of Ton is one VCO cycle.
The time required for a PCLK cycle start following a PCLKEN
enable is described by Figure 2b and the following table:
Typical values for Tr and Tf with a 10pF load on PCLK are
1ns.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS180M-01LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-02LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-03LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-51LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-52LF | IC CLOCK GEN LOW EMI 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1577N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| ICS-16 | 制造商:MAXCONN 功能描述: |
| ICS162834 | 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162834AG-T | 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162835 | 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。