參數(shù)資料
型號(hào): ICS1574BMT
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 9/12頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK GEN PROGR LASER 16-SOIC
產(chǎn)品變化通告: Product Discontinuation 13/May/2009
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘/頻率合成器,時(shí)鐘發(fā)生器
PLL:
輸入: 時(shí)鐘,晶體
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 無/無
頻率 - 最大: 400MHz
除法器/乘法器: 是/無
電源電壓: 4.75 V ~ 5.25 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 帶卷 (TR)
其它名稱: 1574BMT
ICS1574B
6
Figure 4
Power Supplies and Decoupling
The ICS1574B has two VSS pins to reduce the effects of
package inductance. Both pins are connected to the same
potential on the die (the ground bus). BOTH of these pins
should connect to the ground plane of the PCB as close to
the package as is possible.
The ICS1574B has a VDDO pin which is the supply of +5
volt power to the output driver. This pin should be con-
nected to the power plane (or bus) using standard
high-frequency decoupling practice. That is, capacitors
should have low series inductance and be mounted close to
the ICS1574B.
The VDD pin is the power supply pin for the PLL synthe-
sizer circuitry and other lower current digital functions.
We recommend that RC decoupling or zener regulation be
provided for this pin (as shown in the recommended appli-
cation circuitry). This will allow the PLL to “track”
through power supply fluctuations without visible effects.
See Figure 4 for typical external circuitry.
相關(guān)PDF資料
PDF描述
ICS180M-01LF IC CLOCK GEN LOW EMI 8-SOIC
ICS181M-02LF IC CLOCK GEN LOW EMI 8-SOIC
ICS181M-03LF IC CLOCK GEN LOW EMI 8-SOIC
ICS181M-51LF IC CLOCK GEN LOW EMI 8-SOIC
ICS181M-52LF IC CLOCK GEN LOW EMI 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1577N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
ICS-16 制造商:MAXCONN 功能描述:
ICS162834 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer
ICS162834AG-T 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer
ICS162835 制造商:ICS 制造商全稱:ICS 功能描述:18-Bit 3.3V Registered Buffer