PLL BUILDING BLOCK MDS 673-01 L 4 Revision 051310 www.idt" />
參數(shù)資料
型號(hào): ICS673M-01LFT
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/8頁(yè)
文件大小: 0K
描述: IC PLL BUILDING BLOCK 16-SOIC
標(biāo)準(zhǔn)包裝: 2,500
類型: 鎖相環(huán)路(PLL)
PLL:
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 120MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.135 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 帶卷 (TR)
其它名稱: 673M-01LFT
PLL BUILDING BLOCK
MDS 673-01 L
4
Revision 051310
www.idt.com
ICS673-01
AC Electrical Characteristics
VDD = 3.3V ±5%, Ambient Temperature -40 to +85
° C, CLOAD at CLK = 15 pF, unless stated otherwise
VDD = 5.0V ±10%, Ambient Temperature -40 to +85
° C, CLOAD at CLK = 15 pF, unless stated otherwise
Note 1: Minimum input frequency is limited by loop filter design. 1 kHz is a practical minimum limit.
External Components
The ICS673-01 requires a minimum number of external
components for proper operation. A decoupling
capacitor of 0.01
μF should be connected between VDD
and GND as close to the ICS673-01 as possible. A
series termination resistor of 33
Ω may be used at the
clock output.
Special considerations must be made in choosing loop
components CS and CP. These can be found online at
http://www.idt.com
Avoiding PLL Lockup
In some applications, the ICS673-01 can “l(fā)ock up” at
the maximum VCO frequency. This is usually caused
by power supply glitches or a very slow power supply
ramp. This situation also occurs if the external divider
starts to fail at high input frequencies. The usual failure
mode of a divider circuit is that the output of the divider
begins to miss clock edges. The phase detector
interprets this as a too low output frequency and
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Output Clock Frequency
(from pin CLK)
fCLK
SEL = 1
1
100
MHz
SEL = 0
0.25
25
MHz
Input Clock Frequency
(into pins REFIN or FBIN)
fREF
Note 1
8
MHz
Output Rise Time
tOR
0.8 to 2.0V
1.2
2
ns
Output Fall Time
tOF
2.0 to 0.8V
0.75
1.5
ns
Output Clock Duty Cycle
tDC
At VDD/2
40
50
60
%
Jitter, Absolute peak-to-peak
tJ
250
ps
VCO Gain
KO
190
MHz/V
Charge Pump Current
Icp
2.5
μA
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Output Clock Frequency
(from pin CLK)
fCLK
SEL = 1
1
120
MHz
SEL = 0
0.25
30
MHz
Input Clock Frequency
(into pins REFIN or FBIN)
fREF
Note 1
8
MHz
Output Rise Time
tOR
0.8 to 2.0V
0.5
1
ns
Output Fall Time
tOF
2.0 to 0.8V
0.5
1
ns
Output Clock Duty Cycle
tDC
At VDD/2
45
50
55
%
Jitter, Absolute peak-to-peak
tJ
150
ps
VCO Gain
KO
190
MHz/V
Charge Pump Current
Icp
2.4
μA
相關(guān)PDF資料
PDF描述
CS3108A-12S-51S CONN PLUG 2POS RT ANG W/SCKT
VI-22K-MW-F3 CONVERTER MOD DC/DC 40V 100W
VI-22K-MW-F1 CONVERTER MOD DC/DC 40V 100W
VE-B41-MY-F2 CONVERTER MOD DC/DC 12V 50W
MS3112E18-11SW CONN RCPT 11POS BOX MOUNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS673M-01T 功能描述:IC PLL BUILDING BLOCK 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS674-01 制造商:ICS 制造商全稱:ICS 功能描述:User Configurable Divider
ICS674R-01 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS674R-01I 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:133.3MHz 除法器/乘法器:是/無(wú) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS674R-01ILF 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)