參數(shù)資料
型號(hào): ICS810251AGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 25 MHz, OTHER CLOCK GENERATOR, PDSO16
封裝: 4.40 X 5 MM, 0.925 MM HEIGHT, MO-153, TSSOP-16
文件頁數(shù): 2/13頁
文件大小: 2081K
代理商: ICS810251AGI
ICS810251I
VCXO AND SYNCHRONOUS ETHERNET JITTER ATTENUATOR
PRELIMINARY
IDT / ICS VCXO AND JITTER ATTENUATOR
10
ICS810251AGI REV. A NOVEMBER 14, 2007
Application Information
VCXO-PLL EXTERNAL COMPONENTS
Choosing the correct external components and having a proper
printed circuit board (PCB) layout is a key task for quality operation
of the VCXO-PLL. In choosing a crystal, special precaution must
be taken with the package and load capacitance (CL). In addition,
frequency, accuracy and temperature range must also be
considered. Since the pulling range of a crystal also varies with
the package, it is recommended that a metal-canned package like
HC49 be used. Generally, a metal-canned package has a larger
pulling range than a surface mounted device (SMD). For crystal
selection information, refer to the VCXO Crystal Selection
Application Note.
The crystal’s load capacitance CL characteristic determines its
resonating frequency and is closely related to the VCXO tuning
range. The total external capacitance seen by the crystal when
installed on a board is the sum of the stray board capacitance, IC
package lead capacitance, internal varactor capacitance and any
installed tuning capacitors (CTUNE).
If the crystal CL is greater than the total external capacitance, the
VCXO will oscillate at a higher frequency than the crystal
specification. If the crystal CL is lower than the total external
capacitance, the VCXO will oscillate at a lower frequency than the
crystal specification. In either case, the absolute tuning range is
reduced. The correct value of CL is dependant on the
characteristics of the VCXO. The recommended CL in the Crystal
Parameter Table balances the tuning range by centering the
tuning curve.
The VCXO-PLL Loop Bandwidth Selection Table shows RS, CS
and CP values for recommended high, mid and low loop bandwidth
configurations. The device has been characterized using these
parameters. For other configurations, refer to the Loop Filter
Component Selection for VCXO Based PLLs Application Note.
The crystal and external loop
filter components should be
kept as close as possible to the
device. Loop filter and crystal
traces should be kept short and
separated from each other.
Other signal traces should be
kept separate and not run
underneath the device, loop
filter or crystal components.
VCXO Characteristics Table
VCXO-PLL Loop Bandwidth Selection Table
Crystal Characteristics
LF0
LF1
XTAL_IN
XTAL_OUT
RS
C
S
C
P
C
TUNE
C
TUNE
25MHz
Symbol
Parameter
Typical
Units
kVCXO
VCXO Gain
15000
Hz/V
CV_LOW
Low Varactor Capacitance
9.8
pF
CV_HIGH
High Varactor Capacitance
22.7
pF
Bandwidth
Crystal Frequency (MHz)
RS (k)CS (F)
CP (F)
246Hz (Low)
25
0.4
10
0.01
616Hz (Mid)
25
1.0
10
0.001
1000Hz (High)
25
1.65
10
0.001
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
Mode of Oscillation
Fundamental
fN
Frequency
25
MHz
fT
Frequency Tolerance
±20
ppm
fS
Frequency Stability
±20
ppm
Operating Temperature Range
-40
+85
0C
CL
Load Capacitance
10
pF
CO
Shunt Capacitance
4
pF
CO / C1
Pullability Ratio
220
240
ESR
Equivalent Series Resistance
20
Drive Level
1mW
Aging @ 25 0C
±3 per year
ppm
相關(guān)PDF資料
PDF描述
ICS813001AGILFT 640 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS82C404-XXCN16-LF 120 MHz, VIDEO CLOCK GENERATOR, PDIP16
ICS82C404MLF 120 MHz, VIDEO CLOCK GENERATOR, PDSO16
ICS83023AMILFT 83023 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS83026AMILF 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS810251AGI-08LF 功能描述:IC VCXO SYNC ETH ATTEN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS810251AGI-08LFT 功能描述:IC VCXO ATTEN SYNC ETH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS810251AGILF 功能描述:IC VCXO SYNC ETH ATTEN 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS810251AGILFT 功能描述:IC VCXO SYNC ETH ATTEN 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS810252BI-03 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:VCXO Jitter Attenuator and FemtoClock? Multiplier