- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67689 > ICS843034AYLF (INTEGRATED DEVICE TECHNOLOGY INC) 750 MHz, OTHER CLOCK GENERATOR, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | ICS843034AYLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 750 MHz, OTHER CLOCK GENERATOR, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 726K |
| 代理商： | ICS843034AYLF |
IDT / ICS 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
13
ICS843034AY REV B JULY 18, 2006
ICS843034
FEMTOCOCKS MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
PRELIMINARY
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS843034 provides sepa-
rate power supplies to isolate any high switching noise from
the outputs to the internal PLL. V
CC, VCCA, and VCCO_x should be
individually connected to the power supply plane through vias,
and bypass capacitors should be used for each pin. To achieve
optimum jitter performance, power supply isolation is required.
Figure 2 illustrates how a 10
resistor along with a 10F and a
.01
F bypass capacitor should be connected to each V
CCA pin.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 2. POWER SUPPLY FILTERING
10
V
CCA
10
F
.01
F
3.3V, 2.5V
.01
F
V
CC
APPLICATION INFORMATION
Figure 3 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
CC
/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LVCMOS/LVTTL LEVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
CC
= 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
V_REF
R1
1K
C1
0.1u
R2
1K
Single Ended Clock Input
CLK
nCLK
VCC
FIGURE 3. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843081AGI-01T | 700 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS8430AY-51LF | 600 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430AYI-71LFT | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430BY-71LF | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430BYI-71 | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843034AYLFT | 功能描述:IC CLK SYNTHESIZER LVPECL 48LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS843034AYT | 制造商:ICS 制造商全稱:ICS 功能描述:MULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER |
| ICS843051 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR |
| ICS8430-51 | 制造商:ICS 制造商全稱:ICS 功能描述:600MHZ, LOW JITTER LVCMOS/ LVTTL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843051AG | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。