- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67689 > ICS8430AYI-71LFT (INTEGRATED DEVICE TECHNOLOGY INC) 700 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF資料下載
參數(shù)資料
| 型號： | ICS8430AYI-71LFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, LQFP-32 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 211K |
| 代理商： | ICS8430AYI-71LFT |
8430AYI-71
www.icst.com/products/hiperclocks.html
REV. B JANUARY 27, 2005
9
Integrated
Circuit
Systems, Inc.
ICS8430I-71
700MHZ, LOW JITTER, CRYSTAL INTERFACE/
LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
FIGURE 5A. SCHEMATIC OF RECOMMENDED LAYOUT
LAYOUT GUIDELINE
The schematic of the ICS8430I-71 layout example used in
this layout guideline is shown in
Figure 5A. The ICS8430I-71
recommended PCB board layout for this example is shown in
Figure 5B. This layout example is used as a general guideline.
The layout in the actual system will depend on the selected
component types, the density of the components, the density
of the traces, and the stack up of the P.C. board.
VC
C
XTAL_SEL
S_CLOCK
C14
0.1u
VCC
C11
0.01u
VCCA
R1
125
R2
84
R3
125
S_LOAD
C1
IN-
S_DATA
VCC
X1
TL1
Zo = 50 Ohm
U1
ICS8430-71
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
32
31
30
29
28
27
26
25
M5
M6
M7
M8
N0
N1
N2
VEE
T
EST
VC
C
FO
UT1
nF
O
U
T
1
V
CCO
FO
UT0
nF
O
U
T
0
VEE
MR
S_CLOCK
S_DATA
S_LOAD
VCCA
nXTAL_SEL
TEST_CLK
XTAL1
M4
M3
M2
M1
M0
VC
O_SEL
nP_LO
AD
XT
AL2
R4
84
IN+
+
-
C2
C15
0.1u
REF_IN
VC
C
FO
UTN
C16
10u
TL2
Zo = 50 Ohm
FO
UT
R7
10
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS8430I-71 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
CC, VCCA, and VCCO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required.
Figure 4 illustrates how
a 10
resistor along with a 10F and a .01F bypass
capacitor should be connected to each V
CCA pin.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 4. POWER SUPPLY FILTERING
10
V
CCA
10
F
.01
F
3.3V
.01
F
V
CC
相關PDF資料 |
PDF描述 |
|---|---|
| ICS8430BY-71LF | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430BYI-71 | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430BYI-71T | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430DY-01T | 500 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS8430DY-111LF | 8430 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8430BI-71L | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8430BY-71 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8430BY71L | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL INTERFACE / LVCMOS-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS8430BY-71LF | 功能描述:IC SYNTHESIZR DUAL LVPECL 32LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS8430BY-71LFT | 功能描述:IC SYNTHESIZER DUAL 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。