- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8976 > ICS873995AYLFT (IDT, Integrated Device Technology Inc)IC ZD/MULT/DIVIDER 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS873995AYLFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 10/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ZD/MULT/DIVIDER 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | HiPerClockS™ |
| 類型： | 零延遲，倍增器，除法器 |
| PLL： | 帶旁路 |
| 輸入： | HCSL，LVDS，LVHSTL，LVPECL，SSTL |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 640MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-PTQFP-EP（7x7） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 873995AYLFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
CS5550
18
DS630F1
4.2 Serial Port Interface
The CS5550’s serial interface consists of four con-
trol lines, which have the following pin-names: CS,
SDI, SDO, and SCLK.
CS, Chip Select, is the control line which enables
access to the serial port. If the CS pin is tied to logic
0, the port can function as a three wire interface.
SDI, Serial Data In, is the data signal used to trans-
fer data to the converters.
SDO, Serial Data Out, is the data signal used to
transfer output data from the converters. The SDO
output will be held at high impedance any time CS
is at logic 1.
SCLK, Serial Clock, is the serial bit-clock which
controls the shifting of data to or from the ADC’s
serial port. The CS pin must be held at logic 0 be-
fore SCLK transitions can be recognized by the
port logic. To accommodate opto-isolators SCLK is
designed with a Schmitt-trigger input to allow an
opto-isolator with slower rise and fall times to di-
rectly drive the pin. Additionally, SDO is capable of
sinking or sourcing up to 5 mA to directly drive an
opto-isolator LED. SDO will have less than a
400 mV loss in the drive voltage when sinking or
sourcing 5 mA.
4.3 Serial Read and Write
The state machine decodes the command word as
it is received. Data is written to and read from the
CS5550 by using the Register Read/Write com-
mand. Figure 1 illustrates the serial sequence nec-
essary to write to, or read from the serial port’s
buffers. As shown in Figure 1, a transfer of data is
always initiated by sending the appropriate 8-bit
command (MSB first) to the serial port (SDI pin).
4.3.1 Register Write
When a command involves a write operation, the
serial port will continue to clock in the data bits
(MSB first) on the SDI pin for the next 24 SCLK cy-
cles. Command words instructing a register write
must be followed by 24 bits of data. To write the
Configuration Register, the user would transmit the
command (0x40) to initiate a write to the Configu-
ration Register. The CS5550 will then acquire the
serial data input from the (SDI) pin when the user
pulses the serial clock (SCLK) 24 times. Once the
data is received, the state machine writes the data
to the Configuration Register and then waits to re-
ceive another valid command.
4.3.2 Register Read
When a read command is initiated, the serial port
will start transferring register content bits serial
(MSB first) on the SDO pin for the next 8, 16, or 24
SCLK cycles. Command words instructing a regis-
ter read may be terminated at 8-bit boundaries
(e.g., read transfers may be 8, 16, or 24 bits in
length). Also data register reads allow “command
chaining”. This means that the micro-controller is
allowed to send a new command while reading
register data. The new command will be acted
upon immediately and could possibly terminate the
first register read. For example, if the user is only
interested in acquiring the 16 most significant bits
of data from the first read, then the user can begin
to strobe a second read command on SDI after the
first 8 data bits have been read from SDO.
During the read cycle, the SYNC0 command
(NOP) should be strobed on the SDI port while
clocking the data from the SDO port.
4.4 System Initialization
A software or hardware reset can be initiated at
any time. The software reset is initiated by sending
the command 0x80.
A hardware reset is initiated when the RESET pin
is forced low with a minimum pulse width of 50 ns.
The RESET signal is asynchronous, requiring no
MCLKs for the part to detect and store a reset
event. The RESET pin is a Schmitt Trigger input,
which allows it to accept slow rise times and/or
noisy control signals. Once the RESET pin is inac-
tive, the internal reset circuitry remains active for 5
MCLK cycles to insure resetting the synchronous
circuitry in the device. The modulators are held in
reset for 12 MCLK cycles after RESET becomes
inactive. After a hardware or software reset, the in-
ternal registers (some of which drive output pins)
will be reset to their default values on the first MCLK
received after detecting a reset event. The internal
register values are also set to their default values af-
ter initial power-on of the device. The CS5550 will
then assume its active state. (The term active state,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9752ARZ | IC DAC 12BIT 125MSPS 28-SOIC |
| AD9742ARUZ | IC DAC 12BIT 210MSPS 28-TSSOP |
| LTC1590CN#PBF | IC D/A CONV 12BIT DUAL 16-DIP |
| AD5726YRSZ-REEL | IC DAC 12BIT QUAD SERIAL 16-SSOP |
| ICS873990AYLFT | IC CLK GEN LV LVPECL 52-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS873996AYLF | 功能描述:IC ZD/MULT/DIVIDER 48-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ICS873996AYLFT | 功能描述:IC ZD/MULT/DIVIDER 48-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS874001AGI-02LF | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS874001AGI-02LFT | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS874001AGI-05LF | 功能描述:IC PCI EXPRSS/JITT ATTEN 20TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FemtoClock™, PCI Express™ (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。