參數(shù)資料
型號: ICS889834AKT
英文描述: LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER
中文描述: 低偏移,2至4的LVCMOS / LVTTL到的LVPECL / ECL時鐘復用器
文件頁數(shù): 1/7頁
文件大?。?/td> 70K
代理商: ICS889834AKT
www.icst.com/products/hiperclocks.html
Aug 02, 2002
1
Integrated
Circuit
Systems, Inc.
HiPerClockS
Application Note
3.3V LVPECL D
RIVER
T
ERMINATION
This application note provides termination examples for HiPerClockS
3.3V LVPECL driver is an open source/emitter driver as shown in Figure 1. Proper termination is required to
ensure proper function of the device and signal integrity. There are many different termination schemes for the
LVPECL drivers. This application note includes standard direct termination and AC coupled termination. The
following termination approaches are only general recommendations under ideal conditions. Board designers
should consult with their signal integrity engineers or verify through simulations in their system environment. The
trace length and physical location of the components can affect signal integrity. The 50-Ohm transmission lines
in the following diagrams indicate whether the components should be located near the driver or near the
receiver.
TM
3.3V LVPECL drivers. The HiPerClockS
TM
P.C. Board
VCCO
VCCO
Zo = 50
Q
VCCO-2V
R1
VEE
R3
50
nQ
Zo = 50
R4
50
LVPECL Driver
R2
Figure 1 HiPerClockS
TM
LVPECL driver
Direct LVPECL Termination
The standard 3.3V LVPECL termination is shown in Figure 2. This termination scheme is used in
characterization. The draw back of using this termination scheme in real applications is that it requires an
additional power supply V
-2V = 1.3V. In actual applications, the terminations shown in Figure 3 and Figure 4
are commonly used. These termination approaches eliminate the need of 1.3V power supply. In Figure 5, R1
and R2 located near the driver serve as current paths for the LVPECL outputs. The R3=100 Ohm located near
the receiving serves as matched load termination for the transmission lines.
相關(guān)PDF資料
PDF描述
ICS90C65 Dual Voltage Video/Memory Clock Generator
ICS90C65M Dual Voltage Video/Memory Clock Generator
ICS90C65N Dual Voltage Video/Memory Clock Generator
ICS90C65V Dual Voltage Video/Memory Clock Generator
ICS90C61A-PR2M Video/Graphics Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS889871AKLF 功能描述:IC CLK BUFF DIVIDER 1:3 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標準包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
ICS889871AKLFT 功能描述:IC CLK BUFF DIVIDER 1:3 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標準包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
ICS889872AKLF 功能描述:IC CLK BUFFER DVDR 1:3 16-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS889872AKLFT 功能描述:IC CLK BUFFER DVDR 1:3 16-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS889874AKLF 功能描述:IC CLK BUF DVDR MUX 1:2 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設(shè)備封裝:32-QFN(5x5) 包裝:管件