參數(shù)資料
型號: ICS889834AKT
英文描述: LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER
中文描述: 低偏移,2至4的LVCMOS / LVTTL到的LVPECL / ECL時鐘復(fù)用器
文件頁數(shù): 4/7頁
文件大?。?/td> 70K
代理商: ICS889834AKT
www.icst.com/products/hiperclocks.html
Aug 02, 2002
4
Integrated
Circuit
Systems, Inc.
HiPerClockS
Application Note
3.3V LVPECL D
RIVER
T
ERMINATION
AC Coupled Termination
For AC termination, the offset level needs to be taken care of after the AC capacitors. A bias circuit might be
required. The board design engineer needs to verify what type of receiver is being driven. A few examples of AC
couple termination are shown in this section.
In Figure 6, the R3 and R4 at the driver pins provide a current path for the LVPECL driver. R1 and R2 serve as
matched load termination. The power supply V
controls the offset level so that the signal offset fall within the
VCMR input requirement of the receiver. Figure 7 and Figure 8 are equivalent to Figure 5. The Figure 7 is
equivalent to V
BB
=V
CC
-2V. This offset is suitable for interfacing with HiPerClockS
equivalent to V
=V
-1.3V. This offset is suitable for interfacing with HiPerClockS
shows AC termination with the offset bias voltage V
provided at the receiving end. Figure 10 shows AC
termination with the offset bias voltage V
provided by the receiver device. In some cases, for the receiver with
built-in bias resistors R1 and R2, the termination is shown in Figure 11.
TM
CLK/nCLK input. Figure 8 is
PCLK/nPCLK input. Figure 9
R3
100-180
C2
nTL1
Zo = 50
Td
+
-
VCCO=3.3V
R4
100-180
VBB
R2
50
C1
TL1
Zo = 50
Td
R1
50
3v3 PECL Driver
U1
Figure 6 AC Coupled with V
BB
power supply provided at the receiving end
相關(guān)PDF資料
PDF描述
ICS90C65 Dual Voltage Video/Memory Clock Generator
ICS90C65M Dual Voltage Video/Memory Clock Generator
ICS90C65N Dual Voltage Video/Memory Clock Generator
ICS90C65V Dual Voltage Video/Memory Clock Generator
ICS90C61A-PR2M Video/Graphics Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS889871AKLF 功能描述:IC CLK BUFF DIVIDER 1:3 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
ICS889871AKLFT 功能描述:IC CLK BUFF DIVIDER 1:3 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1 系列:HiPerClockS™ 類型:扇出緩沖器(分配),多路復(fù)用器 電路數(shù):1 比率 - 輸入:輸出:2:18 差分 - 輸入:輸出:是/無 輸入:CML,LVCMOS,LVPECL,LVTTL,SSTL 輸出:LVCMOS,LVTTL 頻率 - 最大:250MHz 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:- 其它名稱:800-1923-6
ICS889872AKLF 功能描述:IC CLK BUFFER DVDR 1:3 16-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS889872AKLFT 功能描述:IC CLK BUFFER DVDR 1:3 16-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS889874AKLF 功能描述:IC CLK BUF DVDR MUX 1:2 16VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件