參數(shù)資料
型號: ICS9248YG-50LF-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 6.10 MM, 0.65 MM PITCH, TSSOP-28
文件頁數(shù): 10/11頁
文件大?。?/td> 261K
代理商: ICS9248YG-50LF-T
8
ICS9248-50
Electrical Characteristics - PCICLK
TA = 0 - 70C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF
PA RA M ETER
SYM BOL
CONDITIONS
M IN
TYP
M A X
UNITS
Output High Voltage
VOH1
IOH = -18 mA
2.1
3.3
V
Output Low Voltage
VOL1
IOL = 9.4 mA
0.1
0.4
V
Output High Current
IOH1
VOH = 2.0 V
-22
mA
Output Low Current
IOL1
VOL = 0.8 V
16
57
mA
Ris e Time
1
tr1
VOL = 0.4 V, VOH = 2.4 V
1.6
2
ns
Fall Time
1
tf1
VOH = 2.4 V, VOL = 0.4 V
1.8
2
ns
Duty Cycle
1
dt1
VT = 1.5 V
45
50
55
%
Skew
1
tsk1
VT = 1.5 V
222
500
ps
tjcyc-cyc
VT = 1.5 V
186
500
ps
tj1s
VT = 1.5 V
52
150
ps
tjabs
VT = 1.5 V
200
500
ps
1
Guaranteed by des ign, not 100% tes ted in production.
Jitter
1
相關(guān)PDF資料
PDF描述
ICS9DB306BLLFT 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
ICS9DB306BFLF 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
ICSSSTU32864YHT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
IDT5T2110NLGI8 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC68
IDT5T9306PFI LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YG-50T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
ICS9248YG-50-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
ICS9248YG-56-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
ICS9248YG-92 制造商:ICS 制造商全稱:ICS 功能描述:Mobile Pentium IITM System Clock Chip
ICS9250-08 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩