- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224008 > ICS93720YGLFT PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號： | ICS93720YGLFT |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大小： | 291K |
| 代理商： | ICS93720YGLFT |
4
ICS93720
Preliminary Product Preview
Absolute Maximum Ratings
Supply Voltage (VDD & AVDD) . . . . . . . . . . . . . -0.5V to 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Ele ctrical Characte ristics - Input/Supply /Com m on Output Param e te rs
TA = 0 - 85C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAM ETER
SYM BOL
CONDITIONS
M IN
TYP
M AX
UNITS
Inpu t Hig h Curren t
IIH
VI = VDD or GND
A
Inpu t Low Current
IIL
VI = VDD or GND
A
IDD2.5
CL = 0pf
mA
IDDPD
CL = 0pf
100
A
Output High Current
IOH
VDD = 2.3V, VOUT = 1V
-18
mA
Outpu t Low Current
IOL
VDD = 2.3V, VOUT = 1.2V
26
mA
High Impedance
Output Current
IOZ
VDD=2.7 V, Vou t=VDD or GND
±10
A
Inpu t Clamp Voltag e
VIK
Iin = -18mA
V
VDD = min to max,
IOH = -1 mA
V
VDD = 2.3V,
IOH = -12 mA
V
VDD = min to max
IOL=1 mA
0.1
VDD = 2.3V
IOH=12 mA
0.6
V
Inpu t Capacitance
1
CIN
VI = GND or VDD
pF
Outpu t Capacitance
1
COUT
VOUT = GND or VDD
3
pF
1 Guaranteed by design, not 100% tested in production.
Operating Supply Current
High-level output
vo ltage
VOH
Low-level outpu t voltage
VOL
Re com m e nde d Ope rating Condition
TA = 0 - 85C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAM ETER
SYM BOL
CONDITIONS
M IN
TYP
M AX
UNITS
Analog/core supply
voltage
AVDD
2.3
2.5
2.7
V
Input voltage level
VIN
V
Input differential-pair
crossing voltage
VIC
V
Output differential-pair
crossing voltage
VOC
V
1 Guaranteed by design, not 100% tested in production.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9DB104YGLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS9FG108CG-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICSSSTUAF32868BHLFT | 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA176 |
| IDT2309-1HDCGI8 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| IDT54FCT373CTEB | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS93722 | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93722CFLF | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS93722CFLFT | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS93722YFLFT | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93725 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR and SDRAM Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。