參數(shù)資料
型號: ICS94203
英文描述: 18-Bit Universal Bus Transceivers With 3-State Outputs 56-SSOP -40 to 85
中文描述: 可編程系統(tǒng)頻率發(fā)生器有價證券/三⑩
文件頁數(shù): 10/18頁
文件大?。?/td> 183K
代理商: ICS94203
10
ICS94203
Byte 21: ICS Reserved Register
Notes:
1. PWD = Power on Default
Byte 22: Output Rise/Fall Time Select Register
Byte 20: Output Dividers Control Register
Note: Changing bits in these registers results in
frequency divider ratio changes. Incorrect
configuration of group gear ratio can cause
system malfunction.
Notes:
1. PWD = Power on Default
2. The power on default for byte 16-20 depends on the harware
(latch inputs FS[0:4]) or I
2
C (Byte 0 bit [1:7]) setting. Be sure
to read back and re-write the values of these 5 registers when
VCO frequency change is desired for the first pass.
3. If Byte 8 bit 7 is driven to "1" meaning programming is
intended, Byte 21-22 will lose their default power up value.
Note: Each increment or decrement of bit 4 to 7 will introduce
100ps delay or advance on all of the above clocks.
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
X
X
X
X
X
X
X
X
P
n
o
o
o
o
o
o
o
o
o
D
U
M
r
d
D
r
d
D
r
d
D
r
d
D
r
d
D
r
d
D
r
d
D
r
d
D
7
6
5
4
3
2
1
0
3
2
1
0
9
8
7
6
2
B
2
B
2
B
2
B
1
B
1
B
1
B
1
B
l
l
l
l
l
l
l
l
C
C
C
C
C
C
C
C
X
X
X
X
X
X
X
X
t
t
t
t
t
t
t
t
p
O
p
O
p
O
p
O
p
O
p
O
p
O
p
O
U
U
U
U
U
U
U
M
M
M
M
M
M
M
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
1
0
1
1
0
1
1
0
P
n
o
D
w
e
k
S
w
e
k
S
w
e
k
S
w
e
k
S
S
C
I
A
O
C
I
A
O
C
I
A
O
C
I
A
O
7
6
5
4
3
2
1
0
3
B
2
B
1
B
0
B
w
e
k
w
e
k
w
e
k
w
e
k
I
I
I
I
C
C
C
C
P
P
P
P
I
I
I
I
o
o
o
o
o
o
o
o
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
V
V
V
V
V
V
V
V
3
3
3
3
3
3
3
3
3
2
1
0
t
t
t
t
B
B
B
B
S
S
S
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
0
0
0
0
0
0
0
0
P
n
=
1
,
m
a
W
,
m
r
N
=
W
=
1
W
=
1
,
m
1
,
m
o
D
m
r
N
=
r
N
=
0
F
=
1
,
m
r
N
=
0
F
0
]
1
,
m
r
N
r
N
=
r
N
=
7
6
5
4
3
2
1
0
k
a
a
W
=
W
1
,
0
z
H
/
r
N
_
M
M
=
0
0
0
M
C
=
0
A
R
A
R
6
6
1
U
P
0
U
P
8
I
A
O
I
C
P
D
S
D
S
V
3
C
C
4
2
I
k
E
R
k
1
m
a
a
a
W
k
W
a
=
1
W
=
k
a
,
k
k
k
=
相關(guān)PDF資料
PDF描述
ICS94203F-T Peripheral IC
ICS94203yF-T Programmable System Frequency Generator for PII/III⑩
ICS94206 Programmable System Frequency Generator for PII/III⑩
ICS94206yF-T Circular Connector; No. of Contacts:10; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:12-98
ICS94215YF-T Programmable System Clock Chip for AMD - K7⑩ Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS94203F-T 制造商:ICS 制造商全稱:ICS 功能描述:Peripheral IC
ICS94203YF-T 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩
ICS94206 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩
ICS94206YF-T 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩
ICS94209 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Frequency Generator & Integrated Buffers for Pentium III Processor