- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362809 > ICS952623 Programmable Timing Control Hub for Next Gen P4 processor PDF資料下載
參數(shù)資料
| 型號： | ICS952623 |
| 英文描述： | Programmable Timing Control Hub for Next Gen P4 processor |
| 中文描述： | 可編程定時(shí)控制中心，為下一代P4處理器 |
| 文件頁數(shù)： | 5/27頁 |
| 文件大?。?/td> | 329K |
| 代理商： | ICS952623 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
5
Integrated
Circuit
Systems, Inc.
ICS952623
Advance Information
0758—02/08/05
Absolute Max
Symbol
VDD_A
VDD_In
Ts
Tambient
Tcase
Parameter
Min
Max
Units
V
V
°
C
°C
°C
3.3V Core Supply Voltage
3.3V Logic Input Supply Voltage
Storage Temperature
Ambient Operating Temp
Case Temperature
Input ESD protection
human body model
V
DD
+ 0.5V
V
DD
+ 0.5V
150
70
115
GND - 0.5
-65
0
ESD prot
2000
V
Electrical Characteristics - Input/Supply/Common Output Parameters
T
A
= 0 - 70°C; Supply Voltage V
DD
= 3.3 V +/-5%
PARAMETER
SYMBOL
Input High Voltage
V
IH
Input MID Voltage
V
MID
Input Low Voltage
V
IL
Input High Current
I
IH
V
IN
= 0 V; Inputs with no pull-
CONDITIONS
3.3 V +/-5%
3.3 V +/-5%
3.3 V +/-5%
V
IN
= V
DD
MIN
2
1
TYP
MAX
V
DD
+ 0.3
1.8
0.8
5
UNITS NOTES
V
V
V
uA
V
SS
- 0.3
-5
I
IL1
up resistors
-5
uA
I
IL2
V
IN
= 0 V; Inputs with pull-up
resistors
-200
uA
Operating Supply Current
I
DD3.3OP
Full Active, C
L
= Full load;
350
mA
all diff pairs driven
all differential pairs tri-stated
V
DD
= 3.3 V
35
12
mA
mA
MHz
nH
pF
pF
pF
Input Frequency
3
Pin Inductance
1
F
i
L
pin
C
IN
C
OUT
C
INX
14.31818
3
1
1
1
1
7
5
6
5
Logic Inputs
Output pin capacitance
X1 & X2 pins
From V
DD
Power-Up or de-
assertion of PD# to 1st clock
Triangular Modulation
SRC output enable after
PCI_Stop# de-assertion
CPU output enable after
PD# de-assertion
PD# fall time of
PD# rise time of
CPU output enable after
CPU_Stop# de-assertion
PD# fall time of
PD# rise time of
Clk Stabilization
1,2
T
STAB
1.8
ms
1,2
Modulation Frequency
30
33
kHz
1
Tdrive_SRC
15
ns
1
Tdrive_PD#
300
us
1
Tfall_Pd#
Trise_Pd#
5
5
ns
ns
1
2
Tdrive_CPU_Stop#
10
us
1
Tfall_CPU_Stop#
Trise_CPU_Stop#
1
Guaranteed by design, not 100% tested in production.
2
See timing diagrams for timing requirements.
3
Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet
ppm frequency accuracy on PLL outputs.
5
5
ns
ns
1
2
I
DD3.3PD
Input Capacitance
1
Input Low Current
Powerdown Current
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS952623YFT | Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952623YGT | Programmable Timing Control Hub for Next Gen P4 processor |
| ICS95V847 | 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
| ICS95V847YGLF-T | 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
| ICS95V847 | 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS952623YFT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952623YGT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952702 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for K7 System |
| ICS952702YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for K7 System |
| ICS952703 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for K7 System |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。