- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67708 > ICS954321YGLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 PDF資料下載
參數(shù)資料
| 型號： | ICS954321YGLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-64 |
| 文件頁數(shù)： | 13/19頁 |
| 文件大小： | 224K |
| 代理商： | ICS954321YGLF-T |
3
Integrated
Circuit
Systems, Inc.
ICS954321
1078B—09/20/05
Pin Description (Continued)
PIN #
PIN NAME
TYPE
DESCRIPTION
33
*OEB#
IN
Active low input for enabling outputs.
1 = tri-state outputs, 0 = enable outputs
34
*OEA#
IN
Active low input for enabling outputs.
1 = tri-state outputs, 0 = enable outputs
35
SRCCLKC7
OUT
Complement clock of differential SRC clock pair.
36
SRCCLKT7
OUT
True clock of differential SRC clock pair.
37
SRCCLKC8
OUT
Complement clock of differential SRC clock pair.
38
SRCCLKT8
OUT
True clock of differential SRC clock pair.
39
GND
PWR
Ground pin.
40
SRCCLKC9
OUT
True clock of differential push-pull SRC clock pair.
41
SRCCLKT9
OUT
True clock of differential SRC clock pair.
42
VDDSRC
PWR
Supply for SRC clocks, 3.3V nominal
43
CPUCLKC2_ITP/SRCCLKC10 OUT
Complementary clock of CPU_ITP/SRC differential pair CPU_ITP/SRC output.
These are current mode outputs. External resistors are required for voltage bias.
Selected by ITP_EN input.
44
CPUCLKT2_ITP/SRCCLKT10 OUT
True clock of CPU_ITP/SRC differential pair CPU_ITP/SRC output. These are
current mode outputs. External resistors are required for voltage bias. Selected
by ITP_EN input.
45
VDDA
PWR
3.3V power for the PLL core.
46
GNDA
PWR
Ground pin for the PLL core.
47
IREF
OUT
This pin establishes the reference current for the differential current-mode output
pairs. This pin requires a fixed precision resistor tied to ground in order to
establish the appropriate current. 475 ohms is the standard value.
48
CPUCLKC1
OUT
Complementary clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
49
CPUCLKT1
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
50
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
51
CPUCLKC0
OUT
Complementary clock of differential pair CPU outputs. These are current mode
outputs. External resistors are required for voltage bias.
52
CPUCLKT0
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
53
GND
PWR
Ground pin.
54
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
55
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
56
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
57
X2
OUT
Crystal output, Nominally 14.318MHz
58
X1
IN
Crystal input, Nominally 14.318MHz.
59
GND
PWR
Ground pin.
60
REF
OUT
14.318 MHz reference clock.
61
FSLC/TEST_SEL
IN
3.3V tolerant input for CPU frequency selection. Low voltage threshold inputs,
see input electrical characteristics for Vil_FS and Vih_FS values.
TEST_Sel: 3-level latched input to enable test mode.
Refer to Test Clarification Table
62
CPU_STOP#
IN
Stops all CPUCLK, except those set to be free running clocks
63
PCI_STOP#
IN
Stops all PCICLKs at logic 0 level, when low. Free running PCICLKs are not
effected by this input.
64
PCICLK0
OUT
PCI clock output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS95V2F857AG-130T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS95V847AG-T | 95V SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS95V847AGLF-T | 95V SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS95V847AGLF-T | 95V SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS95V847AG-T | 95V SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS954511BF | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS954511BFLF | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS954511BFLFT | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS954511BFT | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS95V157AG | 功能描述:IC CLK BUFF 1:10 233MHZ 48-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。