參數(shù)資料
型號(hào): ICSLV810FILFT
英文描述: Buffer/Clock Driver
中文描述: 緩沖器/時(shí)鐘驅(qū)動(dòng)器
文件頁數(shù): 8/12頁
文件大?。?/td> 145K
代理商: ICSLV810FILFT
Buffer/Clock Driver
MDS LV810 F
8
Revision 101305
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
www.icst.com
ICSLV810
AC Electrical Characteristics—Bank C
VDDC = 2.5 V
, Ambient Temperature -40
°
C to +85
°
C, unless otherwise noted
Parameter
Symbol
Output Skew: skew between
outputs of same package
Pulse Skew: skew between
opposite transitions of same
output (t
PLH
-t
PHL
)
Propagation Delay
t
pLH
/
t
pHL
Conditions
C
L
= 3 pF, R
L
= 500
Figure 3
C
L
= 3 pF, R
L
= 500
Figure 4
Min.
-200
Typ.
Max.
200
Units
ps
t
SK(0
)
t
SK(P)
-200
200
ps
C
L
= 3 pF, R
L
= 500
,
VDDC = 1.5 V
Figure 2
C
L
= 3 pF, R
L
= 500
,
VDDC = 2.5 V
Figure 2
C
L
= 3 pF, R
L
= 500
VDDC = 1.5 V
Figure 5
C
L
= 3 pF, R
L
= 500
VDDC = 2.5 V
Figure 5
C
L
= 3 pF, R
L
= 500
VDDC = 1.5 V
C
L
= 3 pF, R
L
= 500
VDDC = 2.5 V
C
L
= 3 pF, R
L
= 500
VDDC = 1.5 V
C
L
= 3 pF, R
L
= 500
VDDC = 2.5 V
All Outputs,
VDDC = 1.5 V
All Outputs,
VDDC = 2.5 V
CL = 3 pF,
RL = 500
5.5
ns
1.5
2.6
3.5
ns
Part to Part Skew
-1
1
ns
-650
650
ps
Output Rise Time
20% to 80%
t
r(o)
1.0
ns
0.8
ns
Output Fall Time
80% to 20%
t
f(o)
1.0
ns
0.8
ns
Additive Jitter
t
J
34
ps
50
ps
Duty Cycle
Measured at VDD/2
Duty Cycle, VDDC=1.8V
Output Frequency Range
DC
45
55
%
DC
40
1
50
60
133
%
MHz
相關(guān)PDF資料
PDF描述
ICSLV810FIT Buffer/Clock Driver
ICSLV810RI Buffer/Clock Driver
ICSLV810RILF Buffer/Clock Driver
ICSSSTUA32S869B 14-Bit Configurable Registered Buffer for DDR2
ICSSSTUB32866B 25-Bit Configurable Registered Buffer for DDR2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSLV810FIT 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver
ICSLV810RI 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver
ICSLV810RILF 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver
ICSLV810RILFT 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver
ICSLV810RIT 制造商:ICS 制造商全稱:ICS 功能描述:Buffer/Clock Driver