參數(shù)資料
型號: ICSSSTUF32864A
英文描述: 25-Bit Configurable Registered Buffer for DDR2
中文描述: 25位可配置的注冊緩沖DDR2內(nèi)存
文件頁數(shù): 11/11頁
文件大?。?/td> 111K
代理商: ICSSSTUF32864A
11
ICSSSTUF32864A
0987B—09/28/04
Ordering Information
ICSSSTUF32864A
y
HLF-T
Example:
ICS XXXX
y
H LF- T
- e -
TYP
b
REF
not used)
Alpha Designations
for Vertical Grid
(Letters I, O, Q & S
for Horizontal Grid
Numeric Designations
h
TYP
c
REF
D
A
B
C
TOP VIEW
A1
4 3 2 1
Plane
Seating
C
T
0.12 C
d TYP
E
D
D1
- e -
E1
TYP
D
E
T
e
HORIZ
6
6
6
VERT
19
16
10
TOTAL
114
96
60
d
h
b
c
Min/Max
1.30/1.50
1.30/1.50
0.86/1.00
Min/Max
0.40/0.50
0.40/0.50
0.35/0.45
Min/Max
0.31/0.41
0.25/0.41
0.15/0.21
16.00 Bsc
13.50 Bsc
7.00 Bsc
Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.
5.50 Bsc
5.50 Bsc
4.50 Bsc
0.80 Bsc
0.80 Bsc
0.65 Bsc
0.80
0.75
0.575
0.75
0.75
0.625
MO-205
10-0055C
* Source Ref.: JEDEC Publication 95,
ALL DIMENSIONS IN MILLIMETERS
REF. DIMENSIONS
----- BALL GRID ----- Max.
Designation for tape and reel packaging
Lead Free (Optional)
Package Type
H = BGA
Revision Designator
(will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
相關(guān)PDF資料
PDF描述
ICSSSTUF32864AYHLF-T 25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857CG-T DDR 14-Bit Registered Buffer
ICSSSTV16857yG-T DDR 14-Bit Registered Buffer
ICSSSTV16859CG-T DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859yG-T DDR 13-Bit to 26-Bit Registered Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUF32864AYHLF-T 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857CG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YL-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer