參數(shù)資料
型號: ICSSSTUF32864A
英文描述: 25-Bit Configurable Registered Buffer for DDR2
中文描述: 25位可配置的注冊緩沖DDR2內(nèi)存
文件頁數(shù): 7/11頁
文件大小: 111K
代理商: ICSSSTUF32864A
7
ICSSSTUF32864A
0987B—09/28/04
Electrical Characteristics - DC
T
A
= 0 - 70°C; V
DD
= 2.5 +/-0.2V (unless otherwise stated)
SYMBOL
PARAMETERS
V
IK
V
OH
V
OL
I
I
All Inputs
Standby (Static)
I
DD
V
DD
MIN
TYP
MAX
-1.2
UNITS
I
I
= -18mA
I
OH
= -6mA
I
OL
= 6mA
V
I
= V
DD
or GND
RESET# = GND
V
I
= V
IH(AC)
or V
IL(AC)
,
RESET# = V
DD
RESET# = V
DD
,
V
I
= V
IH(AC)
or V
IL(AC)
,
CLK and CLK# switching
50% duty cycle.
RESET# = V
DD
,
V
I
= V
IH(AC)
or V
IL (AC)
,
CLK and CLK# switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
1.7V
1.7V
1.9V
1.2
0.5
5
100
-5
μA
μA
Operating (Static)
TBD
mA
Dynamic operating
(clock only)
TBD
μ/clock
MHz
Dynamic Operating
(per each data input)
1:1 mode
TBD
Dynamic Operating
(per each data input)
1:2 mode
Data Inputs
CLK and CLK#
RESET#
TBD
2.5
2
3.5
3
2.5
Notes:
1 - Guaranteed by design, not 100% tested in production.
CONDITIONS
V
I
= V
REF
±350mV
V
ICR
= 1.25V, V
I(PP)
= 360mV
V
I
= V
DD
or GND
pF
μA/ clock
MHz/data
V
1.9V
1.8V
C
i
I
DDD
I
O
= 0
相關(guān)PDF資料
PDF描述
ICSSSTUF32864AYHLF-T 25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857CG-T DDR 14-Bit Registered Buffer
ICSSSTV16857yG-T DDR 14-Bit Registered Buffer
ICSSSTV16859CG-T DDR 13-Bit to 26-Bit Registered Buffer
ICSSSTV16859yG-T DDR 13-Bit to 26-Bit Registered Buffer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUF32864AYHLF-T 制造商:ICS 制造商全稱:ICS 功能描述:25-Bit Configurable Registered Buffer for DDR2
ICSSSTV16857 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857CG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YL-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer