- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11563 > ID82C59A (Intersil)IC CONTROLLER INTERRUPT 28-DIP PDF資料下載
參數(shù)資料
| 型號： | ID82C59A |
| 廠商： | Intersil |
| 文件頁數(shù)： | 20/22頁 |
| 文件大小： | 0K |
| 描述： | IC CONTROLLER INTERRUPT 28-DIP |
| 標準包裝： | 143 |
| 控制器類型： | CMOS 優(yōu)先中斷控制器 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 1mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-CDIP（0.600"，15.24mm） |
| 供應商設備封裝： | 28-CDIP 熔接密封，帶窗口 |
| 包裝： | 管件 |
7
FN2784.5
March 17, 2006
These events occur in an 8080/8085 system:
1. One or more of the INTERRUPT REQUEST lines
(IR0 - IR7) are raised high, setting the corresponding IRR
bit(s).
2. The 82C59A evaluates those requests in the priority
resolver and sends an interrupt (INT) to the CPU, if
appropriate.
3. The CPU acknowledges the lNT and responds with an
INTA pulse.
4. Upon receiving an lNTA from the CPU group, the highest
priority lSR bit is set, and the corresponding lRR bit is
reset. The 82C59A will also release a CALL instruction
code (11001101) onto the 8-bit data bus through D0 - D7.
5. This CALL instruction will initiate two additional INTA
pulses to be sent to 82C59A from the CPU group.
6. These two INTA pulses allow the 82C59A to release its
preprogrammed subroutine address onto the data bus.
The lower 8-bit address is released at the first INTA pulse
and the higher 8-bit address is released at the second
INTA pulse.
7. This completes the 3-byte CALL instruction released by
the 82C59A. In the AEOI mode, the lSR bit is reset at the
end of the third INTA pulse. Otherwise, the lSR bit
remains set until an appropriate EOI command is issued
at the end of the interrupt sequence.
The events occurring in an 80C86/88/286 system are the
same until step 4.
4. The 82C59A does not drive the data bus during the first
INTA pulse.
5. The 80C86/88/286 CPU will initiate a second INTA pulse.
During this INTA pulse, the appropriate ISR bit is set and
the corresponding bit in the IRR is reset. The 82C59A
outputs the 8-bit pointer onto the data bus to be read by
the CPU.
6. This completes the interrupt cycle. In the AEOI mode, the
ISR bit is reset at the end of the second INTA pulse. Oth-
erwise, the ISR bit remains set until an appropriate EOI
command is issued at the end of the interrupt subroutine.
If no interrupt request is present at step 4 of either sequence
(i.e., the request was too short in duration), the 82C59A will
issue an interrupt level 7. If a slave is programmed on IR bit
7, the CAS lines remain inactive and vector addresses are
output from the master 82C59A.
Interrupt Sequence Outputs
8080, 8085 Interrupt Response Mode
This sequence is timed by three INTA pulses. During the first
lNTA pulse, the CALL opcode is enabled onto the data bus.
First Interrupt Vector Byte Data: Hex CD
During the second INTA pulse, the lower address of the
appropriate service routine is enabled onto the data bus.
ADDRESS BUS (16)
CONTROL BUS
DATA BUS (8)
I
/OR
I
/OW
INT
INTA
CASCADE
LINES
CAS 0
CAS 1
CAS 2
SP/EN
CS
RD
WR
INTA
INT
D7 - D0
A0
SLAVE PROGRAM/
ENABLE BUFFER
INTERRUPT
REQUESTS
82C59A
IRQ
7
6
5
4
3
2
1
0
FIGURE 5. 82C59A STANDARD SYSTEM BUS INTERFACE
D7
D6
D5
D4
D3
D2
D1
D0
Call Code
11
00
11
01
82C59A
相關PDF資料 |
PDF描述 |
|---|---|
| PIC16LF1934T-I/PT | IC PIC MCU FLASH 256KX7 44-TQFP |
| VE-24L-IX-S | CONVERTER MOD DC/DC 28V 75W |
| VE-24K-IX-S | CONVERTER MOD DC/DC 40V 75W |
| PIC16F1934T-I/PT | IC PIC MCU FLASH 256KX7 44-TQFP |
| VE-244-IX-S | CONVERTER MOD DC/DC 48V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ID82C59A | 制造商:Intersil Corporation 功能描述:Controller IC Package/Case:28-CDIP |
| ID82C59A/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interrupt Controller |
| ID82C59A10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| ID82C59A-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ID82C59A-12 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。