- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > ID82C86H (Intersil)IC TRANSCEIVER OCT BUS 20-DIP PDF資料下載
參數(shù)資料
| 型號： | ID82C86H |
| 廠商： | Intersil |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSCEIVER OCT BUS 20-DIP |
| 標(biāo)準(zhǔn)包裝： | 19 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 8/8 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-CDIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-CDIP |
| 包裝： | 管件 |
2
82C86H
Functional Diagram
Gated Inputs
During normal system operation of a latch, signals on the
bus at the device inputs will become high impedance or
make transitions unrelated to the operation of the latch.
These unrelated input transitions switch the input circuitry
and typically cause an increase in power dissipation in
CMOS devices by creating a low resistance path between
VCC and GND when the signal is at or near the input switch-
ing threshold. Additionally, if the driving signal becomes high
impedance (“float” condition), it could create an indetermi-
nate logic state at the inputs and cause a disruption in device
operation.
The Intersil 82C8X series of bus drivers eliminates these
conditions by turning off data inputs when data is latched
(STB = logic zero for the 82C82/83H) and when the device is
disabled (OE = logic one for the 82C86H/87H). These gated
inputs disconnect the input circuitry from the VCC and
ground power supply pins by turning off the upper P-channel
and lower N-channel (See Figures 1 and 2). No current flow
from VCC to GND occurs during input transitions and invalid
logic states from floating inputs are not transmitted. The next
stage is held to a valid logic level internal to the device.
D.C. input voltage levels can also cause an increase in ICC if
these input levels approach the minimum VIH or maximum
VIL conditions. This is due to the operation of the input cir-
cuitry in its linear operating region (partially conducting
state). The 82C8X series gated inputs mean that this condi-
tion will occur only during the time the device is in the trans-
parent mode (STB = logic one). ICC remains below the
maximum ICC standby specification of 10
A during the time
inputs are disabled, thereby greatly reducing the average
power dissipation of the 82C8X series devices.
Decoupling Capacitors
The transient current required to charge and discharge the
300pF load capacitance specified in the 82C86H/87H data
sheet is determined by:
Assuming that all outputs change state at the same time and
that dv/dt is constant;
where tR = 20ns, VCC = 5.0V, CL = 300pF on each eight out-
puts.
This current spike may cause a large negative voltage spike
on VCC which could cause improper operation of the device.
To filter out this noise, it is recommended that a 0.1
F
ceramic disc capacitor be placed between VCC and GND at
each device, with placement being as near to the device as
possible.
T
B7
B6
B5
B4
B3
B2
B1
B0
A0
A1
A2
A3
A4
A5
A6
A7
OE
IC
L dv dt
()
=
(EQ. 1)
IC
L
VCC
80%
×
()
tR tF
-------------------------------------
=
(EQ. 2)
I
80
300
10
12
–
×
()
5.0V
0.8
×
() 20 10
9
–
×
()
×
=
480mA
=
(EQ. 3)
STB
DATA IN
VCC
P
N
VCC
INTERNAL
DATA
P
N
FIGURE 1. 82C82/83H
DATA IN
INTERNAL
DATA
VCC
N
P
N
OE
FIGURE 2. 82C86H/87H GATED INPUTS
82C86H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5V5201DCGI | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
| IDT5V5206DCGI | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
| IDT72T6360L7-5BBI | IC FLOW-CTRL 48BIT 7-5NS 324-BGA |
| IDT72V51256L7-5BBI | IC FLOW CTRL MULTI QUEUE 256-BGA |
| IDT72V51453L7-5BBI | IC FLOW CTRL MULTI QUEUE 256-BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ID82C86H/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-bit Bus Transceiver |
| ID82C86H-5 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver |
| ID82C87H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
| ID82C87H/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-Bit Inverting Bus Transceiver |
| ID82C87H-5 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。