- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377238 > IDT54FCT88915TT70J (INTEGRATED DEVICE TECHNOLOGY INC) LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) PDF資料下載
參數(shù)資料
| 型號： | IDT54FCT88915TT70J |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| 中文描述： | FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | 0.050 INCH PITCH, PLASTIC, LCC-28 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大小： | 140K |
| 代理商： | IDT54FCT88915TT70J |
IDT54/74FCT88915TT 55/70/100/133
LOW SKEW PLL-BASED CLOCK DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
9.7
7
NOTES:
1. Figure 1 shows a loop filter and analog isolation scheme which will be effective in most applications. The following guidelines should be followed to ensure
stable and jitter-free operation:
a.
All loop filter and analog isolation components should be tied as close to the package as possible. Stray current passing through the parasitics of
long traces can cause undesirable voltage transients at the LF pin.
The 10
μ
F low frequency bypass capacitor and the 0.1
μ
F high frequency bypass capacitor form a wide bandwidth filter that will minimize the
88915TT's sensitivity to voltage transients from the system digital V
CC
supply and ground planes.
If good bypass techniques are used on a board design near components which may cause digital V
CC
and ground noise, V
CC
step deviations should
not occur at the 88915TT's digital V
CC
supply. The purpose of the bypass filtering scheme shown in figure 1 is to give the 88915TT additional
protection from the power supply and ground plane transients that can occur in a high frequency, high speed digital system.
The loop filter capacitor (0.1
μ
F) can be a ceramic chip capacitor, the same as a standard bypass capacitor.
2. In addition to the bypass capacitors used in the analog filter of figure 1 there should be a 0.1
μ
F bypass capacitor between each of the other (digital) four
V
CC
pins and the board ground plane. This will reduce output switching noise caused by the 88915TT outputs, in addition to reducing potential for noise
in the "analog" section of the chip. These bypass capacitors should also be tied as close to the 88915TT package as possible.
b.
c.
BOARD V
CC
0.1
μ
F (Loop
Filter Cap)
Analog loop filter
section of the
FCT88915TT
0.1
μ
F
High
Freq.
Bypass
10
μ
F
Low
Freq.
Bypass
BOARD GND
A separate Analog power supply is not necessary
and should not be used. Following these prescribed
guidelines is all that is necessary to use the
FCT88915TT in a normal digital environment.
ANALOG V
CC
ANALOG GND
LF
3072 drw 06
Figure 1. Recommended Loop Filter and Analog Isolation Scheme for the FCT88915TT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT88915TT70JB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT70L | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT70LB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT70PY | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
| IDT54FCT88915TT70PYB | LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT557GI-05ALF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT557GI-06LF | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IDT5962-8855201XA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5991A-2J | 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC |
| IDT5991A-2JG | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。