參數(shù)資料
型號: IDT54FCT88915TT70J
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
中文描述: FCT SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28
封裝: 0.050 INCH PITCH, PLASTIC, LCC-28
文件頁數(shù): 8/11頁
文件大?。?/td> 140K
代理商: IDT54FCT88915TT70J
IDT54/74FCT88915TT 55/70/100/133
LOW SKEW PLL-BASED CMOS CLOCK DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
9.7
8
1:2 INPUT TO "Q" OUTPUT FREQUENCY
RELATIONSHIP
In this application, the Q/2 output is connected to the
FEEDBACK input. The internal PLL will line up the positive
edges of Q/2 and SYNC, thus the Q/2 frequency will equal the
SYNC frequency. The Q outputs (Q0-Q4, Q5) will always run
at 2X the Q/2 frequency, and the 2Q output will run at 4X the
Q/2 frequency.
1:1 INPUT TO "Q" OUTPUT FREQUENCY
RELATIONSHIP
In this application, the Q4 output is connected to the
FEEDBACK input. The internal PLL will line up the positive
edges of Q4 and SYNC, thus the Q4 frequency (and the rest
of the "Q" outputs) will equal the SYNC frequency. The Q/2
output will always run at 1/2 the Q frequency, and the 2Q
output will run at 2X the Q frequency.
The frequency relationship shown here is applicable to all
Q outputs (Q0, Q1, Q2, Q3 and Q4).
2:1 INPUT TO "Q" OUTPUT FREQUENCY
RELATIONSHIP
In this application, the 2Q output is connected to the
FEEDBACK input. The internal PLL will line up the positive
edges of 2Q and SYNC, thus the 2Q frequency will equal the
SYNC frequency. The Q/2 output will always run at 1/4 the
2Q frequency, and the Q output will run at 1/2 the 2Q
frequency.
50MHz feedback signal
Figure 2c. Wiring Diagram and Frequency Relationships With 2Q
Output Feedback
Q/2
Q3
Q2
PLL_EN
Q1
Q0
FQ_SEL
FEEDBACK
REF_SEL
SYNC(0)
V
CC
(AN)
LF
GND(AN)
Q4
RST
Q5
2Q
FCT88915TT
LOW
50MHz signal
12.5MHz feedback signal
HIGH
HIGH
HIGH
25MHz
"Q"
Clock
Outputs
12.5 MHz
input
3072 drw 07
Allowable Input Frequency Range:
10MHz to (f2Q FMAX Spec /4 (for FREQ_SEL HIGH)
5MHz to (f2Q FMAX Spec /8 (for FREQ_SEL LOW)
Figure 2a. Wiring Diagram and Frequency Relationships With Q/2
Output Feedback
Q/2
Q3
Q2
PLL_EN
Q1
Q0
FQ_SEL
FEEDBACK
REF_SEL
SYNC(0)
V
CC
(AN)
LF
GND(AN)
Q4
RST
Q5
2Q
FCT88915TT
LOW
25MHz
input
50MHz signal
25MHz feedback signal
HIGH
HIGH
HIGH
25MHz
"Q"
Clock
Outputs
12.5MHz
signal
3072 drw 08
Allowable Input Frequency Range:
20MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL HIGH)
10MHz to (f2Q FMAX Spec)/4 (for FREQ_SEL LOW)
Figure 2b. Wiring Diagram and Frequency Relationships With Q4
Output Feedback
Q/2
Q3
Q2
PLL_EN
Q1
Q0
FQ_SEL
FEEDBACK
REF_SEL
SYNC(0)
V
CC
(AN)
LF
GND(AN)
Q4
RST
Q5
2Q
FCT88915TT
LOW
50MHz
input
HIGH
HIGH
HIGH
25MHz
"Q"
Clock
Outputs
12.5MHz
input
3072 drw 09
Allowable Input Frequency Range:
40MHz to (f2Q FMAX Spec) (for FREQ_SEL HIGH)
20MHz to (f2Q FMAX Spec)/2 (for FREQ_SEL LOW)
相關(guān)PDF資料
PDF描述
IDT54FCT88915TT70JB LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70L LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70LB LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70PY LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70PYB LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT557GI-05ALF 制造商: 功能描述: 制造商:undefined 功能描述:
IDT557GI-06LF 制造商: 功能描述: 制造商:undefined 功能描述:
IDT5962-8855201XA 制造商:Integrated Device Technology Inc 功能描述:
IDT5991A-2J 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC
IDT5991A-2JG 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:TurboClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT