- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224008 > IDT5V996BBI8 (INTEGRATED DEVICE TECHNOLOGY INC) 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 PDF資料下載
參數(shù)資料
| 型號： | IDT5V996BBI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5V SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| 封裝： | PLASTIC, BGA-144 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 78K |
| 代理商： | IDT5V996BBI8 |
4
INDUSTRIALTEMPERATURERANGE
IDT5V996
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II PLUS
EXTERNALFEEDBACK
By providing external feedback, the IDT5V996 gives users flexibility
with regard to skew adjustment. The FB signal is compared with the
input REF signal at the phase detector in order to drive the VCO. Phase
differences cause the VCO of the PLL to adjust upwards or downwards
accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS(1)
nF2
nF1
nF0
Output Skew
L
Disable(2)
L
H
L
-7tU
L
H
M
-6tU
L
H
-5tU
M
L
-4tU
M
L
M
-3tU
M
L
H
-2tU
M
L
-1tU
M
Zero Skew
M
H
+1tU
M
H
L
+2tU
M
H
M
+3tU
M
H
+4tU
H
L
+5tU
H
L
M
+6tU
H
L
H
+7tU
H
M
L
Inverted
H
M
Divide by 2
H
M
H
Divide by 4
Comments
Timing Unit Calculation (tU)
1/(16 x FNOM)
VCO Frequency Range (FNOM)(1)
100 to 225 MHz
Skew Adjustment Range(2)
Max Adjustment:
±4.375ns
ns
±157.5°
Phase Degrees
±43.75%
% of Cycle Time
Example 1, FNOM = 100MHz
tU = 0.625ns
—
Example 2, FNOM = 167MHz
tU = 0.374ns
—
Example 3, FNOM = 225MHz
tU = 0.278ns
—
PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE
NOTES:
1. The VCO frequency always appears at nQ1:0 outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be FNOM when
the output connected to FB is undivided. The frequency of the REF and FB inputs will be FNOM /2 or FNOM /4 when the part is configured for frequency multiplication by using
a divided output as the FB input. Using the nF[2:0] inputs allows a different method for frequency multiplication (see Control Summary Table for Feedback Signals).
2. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example
if a 4tU skewed output is used for feedback, all other outputs will be skewed –4tU in addition to whatever skew value is programmed for those outputs. ‘Max adjustment’ range
applies to all output pairs where ± 7tU skew adjustment is possible and at the lowest FNOM value.
NOTES:
1. All unused/unnoted combinations are reserved.
2. When G is LOW, all output pairs are individually disabled to the level designated by SE. When SE is LOW/HIGH, output pairs disable HIGH/LOW.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71258L35TP | 64K X 4 STANDARD SRAM, 35 ns, PDIP24 |
| IDT71258L55TCB | 64K X 4 STANDARD SRAM, 55 ns, CDIP24 |
| IDT7133SA45L68 | 2K X 16 MULTI-PORT SRAM, 45 ns, CQCC68 |
| IDT7164L45XEB | 8K X 8 STANDARD SRAM, 45 ns, CDFP28 |
| IDT7164S20PE | 8K X 8 STANDARD SRAM, 19 ns, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT600 | 制造商:DRUCK 功能描述:MOISTURE TRAP |
| IDT60ALVCH16823PA | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD |
| IDT60LVC162374APA | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD |
| IDT60LVC162374APF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD |
| IDT60LVC162374APV | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。