參數(shù)資料
型號(hào): IDT70824L35PF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: TRANS NPN W/RES 30 HFE S-MINI 3P
中文描述: 4K X 16 STANDARD SRAM, 35 ns, PQFP80
封裝: TQFP-80
文件頁(yè)數(shù): 16/21頁(yè)
文件大?。?/td> 205K
代理商: IDT70824L35PF
16
IDT70824S/L
High-Speed 4K x 16 Sequential Access Random Access Memory Military and Commercial Temperature Ranges
#
STRT
EOB
)=$%
CNTEN
(2)
t
OLZ
t
OHZ
D1
D2
SSTRT
1/2
SR/
W
SCE
SOE
SCLK
t
CYC
t
CH
t
CL
t
EH
t
ES
t
EH
t
ES
(4)
(1)
Dx
HIGH IMPEDANCE
t
WS
t
WH
t
WS
t
WH
t
CD
t
SOE
t
WS
t
WH
t
WS
t
WH
(2)
t
DS
t
DH
D0
t
CKLZ
(3)
(5)
EOB
1/2
t
EB
SI/O
IN
SI/O
OUT
3099 drw19
D3
$%"A##
NOTES:
1. If
SLD
= V
IL
, then address will be clocked in on the SCLK's rising edge.
2. If
CNTEN
= V
IH
for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incremented on cycle immediately following
SLD
even if
CNTEN
is LOW.
NOTES:
(Also used in Figure "Read
STRT
/
EOB
Flag Timng")
1. If
SSTRT
1
or
SSTRT
2
= V
IL
, then address will be clocked in on the SCLK's rising edge.
2. If
CNTEN
= V
IH
for the SCLK's rising edge, the internal address counter will not advance.
3.
SOE
will control the output and should be HIGH on power-up. If
SCE
= V
IL
and is clocked in while SR/
W
= V
IH
, the data addressed will be read out within that
cycle. If
SCE
= V
IL
and is clocked in while SR/
W
= V
IL
, the data addressed will be written to if the last cycle was a read.
SOE
may be used to control the bus
contention and permt a write on this cycle.
4. Unlike
SLD
case,
CNTEN
is not disabled on cycle immediately following
SSTRT
.
5. If SR/
W
= V
IL
, data would be written to D
0
again since
CNTEN
= V
IH
.
6.
SOE
= V
IL
makes no difference at this point since the SR/
W
= V
IL
disables the output until SR/
W
= V
IH
is clocked in on the next rising clock edge.
t
CYC
D1
D0
t
CH
t
CL
t
DS
t
DH
t
OHZ
t
EH
t
ES
t
EH
t
ES
(1)
(3)
A0
Dx
HIGH IMPEDANCE
t
WS
t
WH
t
WS
t
WH
t
OLZ
t
CKLZ
t
WS
t
WH
t
WH
(2)
t
DS
t
DH
(2)
SLD
CNTEN
SR/
W
SCE
SOE
SCLK
SI/O
IN
SI/O
OUT
3099 drw 18
t
SD
t
SOP
t
WS
D2
相關(guān)PDF資料
PDF描述
IDT70824L35PFB TRANS NPN W/RES 20 HFE S-MINI 3P
IDT70824L45PF HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824L45PFB TRANS NPN W/RES 80 HFE SMINI-3
IDT70824L20PF HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
IDT70824L20PFB HIGH-SPEED 4K X 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT70824L35PF8 功能描述:IC SARAM 64KBIT 35NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱:71P71804S200BQ
IDT70824S20G 功能描述:IC SARAM 64KBIT 20NS 84PGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱:71P71804S200BQ
IDT70824S20PF 功能描述:IC SARAM 64KBIT 20NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱:71P71804S200BQ
IDT70824S20PF8 功能描述:IC SARAM 64KBIT 20NS 80TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱:71P71804S200BQ
IDT70824S25G 功能描述:IC SARAM 64KBIT 25NS 84PGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱:71P71804S200BQ