參數(shù)資料
型號(hào)： IDT7130SA20TFG
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
中文描述： 1K X 8 DUAL-PORT SRAM, 20 ns, PQFP64
封裝： 10 X 10 MM, 1.40 MM HEIGHT, GREEN, STQFP-64
文件頁數(shù)： 12/19頁
文件大?。?/td> 167K
代理商： IDT7130SA20TFG
IDT7130SA/LA and IDT7140SA/LA
High-Speed 1K x 8 Dual-Port Static SRAM Military, Industrial and Commercial Temperature Ranges
AC Elec tric al Charac teristic s Over the
Operating Temperature and S upply Voltage Range
(7)
12
NOTES:
1.
2.
3.
4.
5.
6.
7.
PLCC, TQFP and STQFP packages only.
Port-to-port delay through RAMcells fromthe writing port to the reading port, refer to “Timng Waveformof Write with Port -to-Port Read and
BUSY
."
To ensure that the earlier of the two ports wins.
t
BDD
is a calculated parameter and is the greater of 0, t
WDD
– t
WP
(actual) or t
DDD
– t
DW
(actual).
To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.
To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
'X' in part numbers indicates power rating (S or L).
7130X20
(1)
7140X20
(1)
Com'l Only
7130X25
7140X25
Com'l, Ind
& Mlitary
7130X35
7140X35
Com'l
& Mlitary
Symbol
Parameter
Mn.
Max.
Min.
Max.
Min.
Max.
Unit
BUSY
TIMING (For MASTER IDT 7130)
t
BAA
BUSY
Access Time fromAddress
____
20
____
20
____
20
ns
t
BDA
BUSY
Disable Time fromAddress
____
20
____
20
____
20
ns
t
BAC
BUSY
Access Time fromChip Enable
____
20
____
20
____
20
ns
t
BDC
BUSY
Disable Time fromChip Enable
____
20
____
20
____
20
ns
t
WH
Write Hold After
BUSY
(6)
12
____
15
____
20
____
ns
t
WDD
Write Pulse to Data Delay
(2)
____
40
____
50
____
60
ns
t
DDD
Write Data Valid to Read Data Delay
(2)
____
30
____
35
____
35
ns
t
APS
Arbitration Priority Set-up Time
(3)
5
____
5
____
5
____
ns
t
BDD
BUSY
Disable to Valid Data
(4)
____
25
____
35
____
35
ns
BUSY
INPUT TIMING (For SLAVE IDT 7140)
t
WB
Write to
BUSY
Input
(5)
0
____
0
____
0
____
ns
t
WH
Write Hold After
BUSY
(6)
12
____
15
____
20
____
ns
t
WDD
Write Pulse to Data Delay
(2)
____
40
____
50
____
60
ns
t
DDD
Write Data Valid to Read Data Delay
(2)
____
30
____
35
____
35
ns
2689 tbl 11a
7130X55
7140X55
Com'l, Ind
& Mlitary
7130X100
7140X100
Com'l, Ind
& Mlitary
Symbol
Parameter
Min.
Max.
Mn.
Max.
Unit
BUSY
TIMING (For MASTER IDT 7130)
t
BAA
BUSY
Access Time fromAddress]
____
30
____
50
ns
t
BDA
BUSY
Disable Time fromAddress
____
30
____
50
ns
t
BAC
BUSY
Access Time fromChip Enable
____
30
____
50
ns
t
BDC
BUSY
Disable Time fromChip Enable
____
30
____
50
ns
t
WH
Write Hold After
BUSY
(6)
20
____
20
____
ns
t
WDD
Write Pulse to Data Delay
(2)
____
80
____
120
ns
t
DDD
Write Data Valid to Read Data Delay
(2)
____
55
____
100
ns
t
APS
Arbitration Priority Set-up Time
(3)
5
____
5
____
ns
t
BDD
BUSY
Disable to Valid Data
(4)
____
55
____
65
ns
BUSY
INPUT TIMING (For SLAVE IDT 7140)
t
WB
Write to
BUSY
Input
(5)
0
____
0
____
ns
t
WH
Write Hold After
BUSY
(6)
20
____
20
____
ns
t
WDD
Write Pulse to Data Delay
(2)
____
80
____
120
ns
t
DDD
Write Data Valid to Read Data Delay
(2)
____
55
____
100
ns
2689 tbl 11b
相關(guān)PDF資料
PDF描述
IDT7130SA20TFGB HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
IDT7130SA20TFGI HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
IDT7130SA25CG Replacement for Intersil part number 5962-8964301XC. Buy from authorized manufacturer Rochester Electronics.
IDT7130SA25CGB HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
IDT7130SA25CGI HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7130SA25J 功能描述:IC SRAM 8KBIT 25NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR)
IDT7130SA25J8 功能描述:IC SRAM 8KBIT 25NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR)
IDT7130SA25L48B 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 8KBIT 25NS 48LCC
IDT7130SA25PF 功能描述:IC SRAM 8KBIT 25NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7130SA25PF8 功能描述:IC SRAM 8KBIT 25NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA（6x8） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*