- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377328 > IDT7188S45DB (INTEGRATED DEVICE TECHNOLOGY INC) CMOS STATIC RAM 64K 16K x 4-BIT PDF資料下載
參數(shù)資料
| 型號： | IDT7188S45DB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS STATIC RAM 64K 16K x 4-BIT |
| 中文描述： | 16K X 4 STANDARD SRAM, 45 ns, CDIP22 |
| 封裝： | 0.300 INCH, CERAMIC, DIP-22 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 88K |
| 代理商： | IDT7188S45DB |
6
IDT7188S/L
CMOS Static RAM 64K (16K x 4-Bit) Military Temperature Range
Timing Waveform of Write Cycle No. 1 (
WE
Controlled Timing)
(1,2,3)
NOTES:
1.
WE
or
CS
must be HIGH during all address transitions.
2. A write occurs during the overlap (t
WP
) of a LOW
CS
and a LOW
WE
.
3. t
WR
is measured fromthe earlier of
CS
or
WE
going HIGH to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals should not be applied.
5. If the
CS
LOW transition occurs simultaneously with or after the
WE
LOW transition, the outputs remain in the high-impedance state.
6. Transition is measured ±200mV fromsteady state.
AC Electrical Characteristics
(V
CC
= 5.0V ± 10%)
CS
1
,
CS
2
DATA
IN
ADDRESS
WE
DATA
OUT
2989 drw 08
t
AW
t
WR
t
DW
t
WC
t
WP
t
DH
t
WZ
t
OW
(4)
t
AS
(6)
(4)
(6)
DATA VALID
,
NOTE:
1. This parameter is guaranteed by device characterization.
Symbol
Parameter
7188S25
7188L25
7188S35
7188L35
7188S45
7188L45
7188S55
7188L55
7188S70
7188L70
7188S85
7188L85
Unit
Mn.
Max.
Mn.
Max.
Mn.
Max.
Mn.
Max.
Mn.
Max.
Mn.
Max.
Write Cycle
t
WC
Write Cycle Time
20
____
30
____
40
____
50
____
60
____
75
____
ns
t
CW
Chip Select to End-of-Write
20
____
25
____
35
____
50
____
60
____
75
____
ns
t
AW
Address Valid to End-of-Write
20
____
25
____
35
____
50
____
60
____
75
____
ns
t
AS
Address Set-up Time
0
____
0
____
0
____
0
____
0
____
0
____
ns
t
WP
Write Pulse Width
20
____
25
____
35
____
50
____
60
____
75
____
ns
t
WR
Write Recovery Time
0
____
0
____
0
____
0
____
0
____
0
____
ns
t
DW
Data Valid to End-of-Write
13
____
15
____
20
____
25
____
30
____
35
____
ns
t
DH
Data Hold Time
0
____
0
____
0
____
0
____
0
____
0
____
ns
t
WZ
(1)
Write Enable to Output in High-Z
____
7
____
10
____
15
____
25
____
30
____
40
ns
t
OW
(1)
Output Active fromEnd-of-Write
5
____
5
____
5
____
5
____
5
____
5
____
ns
2989 tbl 12
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7188S55DB | Current-Mode PWM Controller 14-SOIC -40 to 85 |
| IDT7188L25DB | CMOS STATIC RAM 64K 16K x 4-BIT |
| IDT7188L35DB | Cable Gland (Clamp); Connector Shell Size:16; Leaded Process Compatible:No; Length:1.81"; Peak Reflow Compatible (260 C):No RoHS Compliant: Yes |
| IDT7188L45DB | CMOS STATIC RAM 64K 16K x 4-BIT |
| IDT7188L55DB | CMOS STATIC RAM 64K 16K x 4-BIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7198S35P | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT7198S85LB | 制造商:IDT 功能描述:IC |
| IDT71B74S15TP | 制造商:Integrated Device Technology Inc 功能描述:CACHE-TAG RAM, 8KX8, 28 Pin, Plastic, DIP |
| IDT71B74S15Y | 制造商:IDT 9532 功能描述:CACHE-TAG RAM, 8KX8, 28 Pin, Plastic, SOJ 制造商:Integrated Device Technology Inc 功能描述:CACHE-TAG RAM, 8KX8, 28 Pin, Plastic, SOJ |
| IDT71P71604S167BQ | 功能描述:IC SRAM 18MBIT 167MHZ 165FBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應商設備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
發(fā)布緊急采購，3分鐘左右您將得到回復。