參數(shù)資料
型號(hào): IDT723651L15PQF
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 19/21頁(yè)
文件大小: 0K
描述: IC FIFO SYNC 2048X36 132QFP
標(biāo)準(zhǔn)包裝: 36
系列: 7200
功能: 同步
存儲(chǔ)容量: 72K(2K x 36)
數(shù)據(jù)速率: 67MHz
訪問時(shí)間: 15ns
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 132-BQFP 緩沖式
供應(yīng)商設(shè)備封裝: 132-PQFP(24.13x24.13)
包裝: 托盤
其它名稱: 723651L15PQF
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT723631/723641/723651 CMOS SyncFIFO
512 x 36, 1,024 x 36 and 2,048 x 36
7
AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF
SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE
(Commercial: VCC = 5.0V ± 10%, TA = 0
°C to +70°C; Industrial: VCC = 5.0V ± 10%, TA = -40°C to +85°C)
Commercial
Com’l & Ind’l(1)
IDT723631L15
IDT723631L20
IDT723641L15
IDT723641L20
IDT723651L15
IDT723651L20
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
fS
Clock Frequency, CLKA or CLKB
66.7
50
MHz
tCLK
Clock Cycle Time, CLKA or CLKB
15
20
ns
tCLKH
Pulse Duration, CLKA or CLKB HIGH
6
8
ns
tCLKL
Pulse Duration, CLKA or CLKB LOW
6
8
ns
tDS
Setup Time, A0-A35 before CLKA
↑and B0-B35 before CLKB↑
5
–6–
ns
tENS1
Setup Time, ENA to CLKA
↑; ENB to CLKB↑
5
–6–
ns
tENS2
Setup Time,
CSA, W/RA, and MBA to CLKA
↑; CSB, W/RB and MBB to CLKB↑
7
7.5
ns
tRMS
Setup Time, RTM and RFM to CLKB
6
6.5
ns
tRSTS
Setup Time,
RST LOW before CLKA
↑ or CLKB↑(2)
5
–6–
ns
tFSS
Setup Time, FS0 and FS1 before
RST HIGH
9
10
ns
tSDS(3)
Setup Time, FS0/SD before CLKA
5
–6–
ns
tSENS(3)
Setup Time, FS1/
SEN before CLKA
5
–6–
ns
tDH
Hold Time, A0-A35 after CLKA
↑ and B0-B35 after CLKB↑
0
–0–
ns
tENH1
Hold Time, ENA after CLKA
↑; ENB after CLKB↑
0
–0–
ns
tENH2
Hold Time,
CSA, W/RA, and MBA after CLKA
↑; CSB, W/RB and MBB after CLKB↑
0
–0–
ns
tRMH
Hold Time, RTM and RFM after CLKB
0
–0–
ns
tRSTH
Hold Time,
RST LOW after CLKA
↑ or CLKB↑(2)
5
–6–
ns
tFSH
Hold Time, FS0 and FS1 after
RST HIGH
0
0
ns
tSPH(3)
Hold Time, FS1/
SEN HIGH after RST HIGH
0
0
ns
tSDH(3)
Hold Time, FS0/SD after CLKA
0
–0–
ns
tSENH(3)
Hold Time, FS1/
SEN after CLKA
0
–0–
ns
tSKEW1(4)
Skew Time, between CLKA
↑ and CLKB↑ for OR and IR
9
11
ns
tSKEW2(4)
Skew Time, between CLKA
↑and CLKB↑ for AE and AF
12
16
ns
NOTES:
1. Industrial temperature range product for 20ns is available as a standard device.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Only applies when serial load method is used to program flag Offset registers.
4. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
5. Design simulated but not tested (typical values).
相關(guān)PDF資料
PDF描述
MS27467T23B53PD CONN PLUG 53POS STRAIGHT W/PINS
VE-21K-CU-B1 CONVERTER MOD DC/DC 40V 200W
VI-214-CU-B1 CONVERTER MOD DC/DC 48V 200W
VI-21K-CU-B1 CONVERTER MOD DC/DC 40V 200W
IDT723651L20PFI IC FIFO SYNC 2048X36 120QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723651L20PF 功能描述:IC FIFO SYNC 2048X36 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723651L20PF8 功能描述:IC FIFO SYNC 2048X36 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723651L20PFGI 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 2048X36 120QFP
IDT723651L20PFGI8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 2048X36 120QFP
IDT723651L20PFI 功能描述:IC FIFO SYNC 2048X36 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433