參數(shù)資料
型號(hào): IDT72413L25SOG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 6/10頁(yè)
文件大?。?/td> 0K
描述: IC FIFO PAR W/FLAGS 32KB 20SOIC
標(biāo)準(zhǔn)包裝: 1,000
系列: 7200
功能: 異步
存儲(chǔ)容量: 32K
數(shù)據(jù)速率: 25MHz
訪問(wèn)時(shí)間: 25ns
電源電壓: 4.5 V ~ 5.5 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC
包裝: 帶卷 (TR)
其它名稱: 72413L25SOG8
5
IDT72413 CMOS PARALLEL FIFO WITH FLAGS
64 x 5
COMMERCIALTEMPERATURERANGE
JUNE 29, 2012
NOTES:
1. IR HIGH indicates space is available and a SI pulse may be applied.
2. Input Data is loaded into the FIFO.
3. IR goes LOW indicating the FIFO is unavailable for new data.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full, then IR remains LOW.
7. SI pulses applied while IR is LOW will be ignored (see Figure 4).
Figure 3. The Machanism of Shifting Data Into the FIFO
Figure 2. Input Timing
CONTROLS:
SHIFT IN (SI)
Shift In controls the input of the data into the FIFO. When SI is HIGH, data
canbewrittentotheFIFOviatheD0-4lines. Thedatahastomeetset-upand
holdtimerequirementswithrespecttotherisingedgeofSI.
SHIFT OUT (SO)
ShiftOutcontrolstheoutputsdatafromtheFIFO.
MASTER RESET (MR)
MasterResetclearstheFIFOofanydatastoredwithin. Uponpowerup,the
FIFO should be cleared with a Master Reset. Master Reset is active LOW.
HALF-FULL FLAG (HF)
Half-Full Flag signals when the FIFO has 32 or more words in it.
INPUT READY (IR)
WhenInputReadyisHIGH,theFIFOisreadyfornewinputdatatobewritten
to it. When IR is LOW, the FIFO is unavailable for new input data, IR is also
used to cascade many FIFOs together, as shown in Figure 13.
OUTPUT READY (OR)
WhenOutputReadyisHIGH,theoutput(Q0-4)containsvaliddata. When
OR is LOW, the FIFO is unavailable for new output data. OR is also used to
cascade many FIFOs together, as shown in Figure 13.
OUTPUT ENABLE (OE)
OutputEnableisusedtoenabletheFIFOoutputs ontoabus. OEisactive
LOW.
ALMOST-FULL/EMPTY FLAG (AF/E)
Almost-Full/EmptyFlagsignalswhentheFIFOis7/8full(56ormorewords)
or 1/8 from empty (8 or less words).
OUTPUTS:
DATAOUTPUT(Q0-4)
Data output lines, three-state. The IDT72413 has a 5-bit output.
SI
IR
INPUT DATA
tIRL
2748 drw 04
1/fIN
tSIH
tSIL
tIRH
tIDH
tIDS
SI
IR
INPUT DATA
STABLE DATA
(2)
(3)
(5)
2748 drw 05
(6)
(4)
(1)
(7)
相關(guān)PDF資料
PDF描述
LTC1482IN8 IC TXRX RS485 LOWPWR 8-DIP
IDT7200L15JI IC MEM FIFO 256X9 15NS 32-PLCC
IDT7200L12JG IC MEM FIFO 256X9 12NS 32-PLCC
IDT7200L15TPI IC MEM FIFO 256X9 15NS 28-PDIP
D38999/24WB98PE CONN RCPT 6POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72413L35P 功能描述:IC FIFO PAR W/FLAGS 32KB 20DIP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K(1K x 18) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(10x10) 包裝:托盤 其它名稱:72225LB10TF
IDT72413L35SO 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K(1K x 18) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(10x10) 包裝:托盤 其它名稱:72225LB10TF
IDT72413L35SO8 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K(1K x 18) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(10x10) 包裝:托盤 其它名稱:72225LB10TF
IDT72413L45P 功能描述:IC FIFO PAR W/FLAGS 32KB 20DIP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K(1K x 18) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(10x10) 包裝:托盤 其它名稱:72225LB10TF
IDT72413L45SO 功能描述:IC FIFO PAR W/FLAGS 32KB 20SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K(1K x 18) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(10x10) 包裝:托盤 其它名稱:72225LB10TF