- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377420 > IDT72421L25LB (INTEGRATED DEVICE TECHNOLOGY INC) CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72421L25LB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| 中文描述： | 64 X 9 OTHER FIFO, 15 ns, CQCC32 |
| 封裝： | CERAMIC, LCC-32 |
| 文件頁(yè)數(shù)： | 18/19頁(yè) |
| 文件大?。?/td> | 214K |
| 代理商： | IDT72421L25LB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)
5.07
18
IDT72421/72201/72211/72221/72231/72241 CMOS SyncFIFO
64 x 9, 256 x 9, 512 x 9, 1024 x 9, 2048 x 9 and 4096 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
72231/72241 are in a Single Device Configuration, the Read
Enable 2 (
REN2
) control input can be grounded (see Figure
14). In this configuration, the Write Enable 2/Load (WEN2/
LD
)
pin is set LOW at Reset so that the pin operates as a control
to load and read the programmable flag offsets.
WIDTH EXPANSION CONFIGURATION -
Word width may
be increased simply by connecting the corresponding input
controls signals of multiple devices. A composite flag should
be created for each of the end-point status flags (
EF
and
FF
).
The partial status flags (
AE
and
AF
) can be detected from any
one device. Figure 15 demonstrates a 18-bit word width by
using two IDT72421/72201/72211/72221/72231/72241s. Any
word width can be attained by adding additional IDT72421/
72201/72211/72221/72231/72241s.
Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO
Used in a Width Expansion Configuration
OPERATING CONFIGURATIONS
SINGLE DEVICE CONFIGURATION -
A single IDT72421/
72201/72211/72221/72231/72241 may be used when the
application requirements are for 64/256/512/1024/2048/4096
words or less. When the IDT72421/72201/72211/72221/
When the IDT72421/72201/72211/72221/72231/72241 are
in a Width Expansion Configuration, the Read Enable 2
(
REN2
) control input can be grounded (see Figure 15). In this
configuration, the Write Enable 2/Load (WEN2/
LD
) pin is set
LOW at Reset so that the pin operates as a control to load and
read the programmable flag offsets.
Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO
DATA OUT (Q
0
- Q
8
)
DATA IN (D
0
- D
8
)
RESET (
RS
)
READ CLOCK (RCLK)
READ ENABLE 1 (
REN1
)
OUTPUT ENABLE (
OE
)
EMPTY FLAG (
EF
)
PROGRAMMABLE ALMOST EMPTY (
PAE
)
READ ENABLE 2 (
REN2
)
WRITE CLOCK (WCLK)
WRITE ENABLE 1 (
WEN1
)
WRITE ENABLE 2/LOAD (WEN2/
LD
)
FULL FLAG (
FF
)
PROGRAMMABLE ALMOST FULL (
PAF
)
IDT
72421/
72201/
72211/72221/
72231/
72241
2655 drw 16
DATA IN (D)
WRITE CLOCK (WCLK)
18
9
9
RESET (
RS
)
READ CLOCK (RCLK)
DATA OUT (Q)
9
18
READ ENABLE 2 (
REN2
)
READ ENABLE 2 (
REN2
)
WRITE ENABLE1 (
WEN1
)
FULL FLAG (
FF
) #1
FULL FLAG (
FF
) #2
PROGRAMMABLE (
PAF
)
PROGRAMMABLE (
PAE
)
EMPTY FLAG (
EF
) #2
OUTPUT ENABLE (
OE
)
READ ENABLE (
REN
)
9
WRITE ENABLE2/LOAD (WEN2/
LD
)
IDT
72421/
72201/
72211/
72221/
72231/
72241
EMPTY FLAG (
EF
) #1
RESET (
RS
)
IDT
72421/
72201/
72211/
72221/
72231/
72241
2655 drw 17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72421L25PFB | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35J | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35JB | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35L | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35PF | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72421L25PF | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72421L25PF8 | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72421L25PFI | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72421L25PFI8 | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72510L35J | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。