- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377420 > IDT72421L25LB (INTEGRATED DEVICE TECHNOLOGY INC) CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72421L25LB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| 中文描述： | 64 X 9 OTHER FIFO, 15 ns, CQCC32 |
| 封裝： | CERAMIC, LCC-32 |
| 文件頁(yè)數(shù)： | 7/19頁(yè) |
| 文件大?。?/td> | 214K |
| 代理商： | IDT72421L25LB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
5.07
7
IDT72421/72201/72211/72221/72231/72241 CMOS SyncFIFO
64 x 9, 256 x 9, 512 x 9, 1024 x 9, 2048 x 9 and 4096 x 9
MILITARY AND COMMERCIAL TEMPERATURE RANGES
However, writing all offset registers does not have to occur
at one time. One or two offset registers can be written and then
by bringing the Write Enable 2/Load (WEN2/
LD
) pin HIGH, the
FIFO is returned to normal read/write operation. When the
Write Enable 2/Load (WEN2/
LD
) pin is set LOW, and Write
Enable 1 (
WEN1
) is LOW, the next offset register in sequence
is written.
The contents of the offset registers can be read on the
output lines when the Write Enable 2/Load (WEN2/
LD
) pin is
set low and both Read Enables (
REN1
,
REN2
) are set LOW.
Data can be read on the LOW-to-HIGH transition of the read
clock (RCLK).
A read and write should not be performed simultaneously
to the offset registers.
Figure 3. Offset Register Location and Default Values
8
6
0
Empty Offset (LSB) Reg.
Default Value 007H
8
0
Full Offset (LSB) Reg.
Default Value 007H
8
7
0
Empty Offset (LSB) Reg.
Default Value 007H
8
0
Full Offset (LSB) Reg.
Default Value 007H
7
8
0
Empty Offset (LSB)
Default Value 007H
8
0
Full Offset (LSB)
Default Value 007H
72421 - 64 x 9-BIT
5
72201 - 256 x 9-BIT
72211 - 512 x 9-BIT
7
7
8
0
(MSB)
0
1
8
0
0
0
8
0
8
7
0
Empty Offset (LSB) Reg.
Default Value 007H
8
0
Full Offset (LSB) Reg.
Default Value 007H
7
8
7
0
Empty Offset (LSB) Reg.
Default Value 007H
8
0
Full Offset (LSB) Reg.
Default Value 007H
7
8
0
Empty Offset (LSB)
Default Value 007H
8
0
Full Offset (LSB)
Default Value 007H
72221 - 1024 x 9-BIT
72231 - 2048 x 9-BIT
72241 - 4096 x 9-BIT
7
7
8
0
8
0
(MSB)
0000
2
(MSB)
000
3
8
0
(MSB)
00
1
8
0
8
0
(MSB)
0000
2
(MSB)
000
3
8
0
(MSB)
00
1
6 5
8
0
8
8
(MSB)
0
1
2655 drw 05
LD
0
WEN1
0
WCLK
(1)
Selection
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
No Operation
Write Into FIFO
No Operation
0
1
1
1
0
1
NOTE:
1. The same selection sequence applies to reading from the registers.
REN1
and
REN2
are enabled and read is performed on the LOW-to-HIGH
transition of RCLK.
Figure 2. Write Offset Register
2655 drw 04
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72421L25PFB | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35J | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35JB | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35L | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
| IDT72421L35PF | CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72421L25PF | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱:72225LB10TF |
| IDT72421L25PF8 | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱:72225LB10TF |
| IDT72421L25PFI | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱:72225LB10TF |
| IDT72421L25PFI8 | 功能描述:IC FIFO 64X9 SYNC 25NS 32-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱:72225LB10TF |
| IDT72510L35J | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。